JPS54124611A - Communication unit - Google Patents
Communication unitInfo
- Publication number
- JPS54124611A JPS54124611A JP3191878A JP3191878A JPS54124611A JP S54124611 A JPS54124611 A JP S54124611A JP 3191878 A JP3191878 A JP 3191878A JP 3191878 A JP3191878 A JP 3191878A JP S54124611 A JPS54124611 A JP S54124611A
- Authority
- JP
- Japan
- Prior art keywords
- value
- speed
- pulse
- becomes
- increased
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0262—Arrangements for detecting the data rate of an incoming signal
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To make it possible to perform communication synchronously with the communication speed of the other party by detecting automatically the speed of the other party by a communication unit when the other party performs communication in any speed and switching the speed of clocks of a digital phase synchronizing circuit. CONSTITUTION:Though value 31 of reversible counter 17 is set to 4 at t1, value 31 is increased by 1 by the pulse of frequency divider output 29 and becomes 5 at t2, and value 31 is reduced by 1 by the pulse of change point detector circuit output 16 and becomes 4 at t3. After that, this value is increased or reduced; however, increment is larger than reduction and value 31 of reversible counter 17 is increased with time elapse because the frequency of pulses of frequency divider output 29 is larger than the frequency of pulses of change point detector circuit output 16. The value of reversible counter 17 becomes 7 at t4 by the pulse of frequency divider output 29, and a carry pulse is generated at t5 to reset the value to 4, and simultaneously, 1 is added to pointer 24 to switch clocks.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53031918A JPS6058616B2 (en) | 1978-03-20 | 1978-03-20 | Communication device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53031918A JPS6058616B2 (en) | 1978-03-20 | 1978-03-20 | Communication device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54124611A true JPS54124611A (en) | 1979-09-27 |
JPS6058616B2 JPS6058616B2 (en) | 1985-12-20 |
Family
ID=12344346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53031918A Expired JPS6058616B2 (en) | 1978-03-20 | 1978-03-20 | Communication device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6058616B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61147386A (en) * | 1984-12-21 | 1986-07-05 | Tokyo Tatsuno Co Ltd | Ic card reader/writer |
JPS63107329A (en) * | 1986-10-24 | 1988-05-12 | Fujitsu Ltd | Communication speed automatic detection system |
US6704290B1 (en) | 1999-03-31 | 2004-03-09 | Nec Corporation | Transmission device and transmission method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6235016U (en) * | 1985-08-12 | 1987-03-02 |
-
1978
- 1978-03-20 JP JP53031918A patent/JPS6058616B2/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61147386A (en) * | 1984-12-21 | 1986-07-05 | Tokyo Tatsuno Co Ltd | Ic card reader/writer |
JPH0438030B2 (en) * | 1984-12-21 | 1992-06-23 | Tokyo Tatsuno Kk | |
JPS63107329A (en) * | 1986-10-24 | 1988-05-12 | Fujitsu Ltd | Communication speed automatic detection system |
US6704290B1 (en) | 1999-03-31 | 2004-03-09 | Nec Corporation | Transmission device and transmission method |
Also Published As
Publication number | Publication date |
---|---|
JPS6058616B2 (en) | 1985-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54124611A (en) | Communication unit | |
JPS55123239A (en) | Programmable divider | |
JPS5362908A (en) | Bit clock reproducer | |
JPS5293258A (en) | Phase syncronizing oscillator | |
JPS55149881A (en) | Device for receiving digital data of wave form | |
JPS57162526A (en) | Phase synchronizing circuit | |
JPS5335466A (en) | Variable frequency oscillator circuit | |
JPS5679524A (en) | Conversion circuit for duty cycle | |
JPS5577279A (en) | Forming circuit for control signal | |
JPS52141671A (en) | Digital display electronic watch with stop watch | |
JPS5718437A (en) | Engine revolving rate controller | |
JPS56107632A (en) | Phase comparing circuit | |
JPS5563407A (en) | Phase comparator in servo circuit | |
JPS5516587A (en) | Programmable divider | |
JPS5286758A (en) | High accurate digital delay circuit | |
JPS5394167A (en) | Digital phase synchronous loop | |
JPS5435664A (en) | Delay pulse signal generation circuit | |
JPS51151002A (en) | Receiver unit | |
JPS5397759A (en) | Phase synchronizing circuit | |
JPS5635065A (en) | Measuring unit of threshold value | |
JPS55115737A (en) | Digital phase synchronism circuit | |
JPS5399753A (en) | Digital phase synchronous loop | |
JPS54147874A (en) | Electronic watch with zero resetting | |
JPS5579526A (en) | Digital type delay circuit | |
JPS5656056A (en) | Automatic frequency control circuit |