[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPH10294952A - Interference reduction circuit - Google Patents

Interference reduction circuit

Info

Publication number
JPH10294952A
JPH10294952A JP9989697A JP9989697A JPH10294952A JP H10294952 A JPH10294952 A JP H10294952A JP 9989697 A JP9989697 A JP 9989697A JP 9989697 A JP9989697 A JP 9989697A JP H10294952 A JPH10294952 A JP H10294952A
Authority
JP
Japan
Prior art keywords
fsc
pal
ntsc
subcarrier
interference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9989697A
Other languages
Japanese (ja)
Inventor
Masaaki Tsukioka
正明 月岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP9989697A priority Critical patent/JPH10294952A/en
Publication of JPH10294952A publication Critical patent/JPH10294952A/en
Pending legal-status Critical Current

Links

Landscapes

  • Processing Of Color Television Signals (AREA)

Abstract

PROBLEM TO BE SOLVED: To reduce FSC signal input interference by tuning and setting the filter frequency of a PAL/NTSC multi-mode digital comb filter interference reduction circuit to the respective FSCs of the FSC (sub carrier) of PAL and the FSC of NTSC. SOLUTION: This circuit constituted of a PAL/NTSC switching transistor 5 and a protective resistor 31 is turned off by PAL/NTSC control signals, the filter frequency constituted of elements 15, 28, 20, 21 and 29 is tuned to the FSC of the PAL and the FSC signal input interference of the PAL is reduced. The circuit constituted of the PAL/NTSC switching transistor 4 and the protective resistor 30 is turned off, the filter frequency constituted of the elements 14, 26, 18, 19 and 27 is tuned to the FSC higher harmonic interference frequency of the PAL and the FSC signal input higher harmonic interference of the PAL is reduced.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明はテレビジョン受像機
のPAL/NTSCマルチモード デジタル コム フ
ィルター妨害軽減回路に関するものである。
The present invention relates to a PAL / NTSC multimode digital comb filter interference mitigation circuit for a television receiver.

【0002】[0002]

【従来の技術】以下に従来のPAL/NTSCマルチモ
ード デジタル コム フィルター妨害軽減回路につい
て、説明する。
2. Description of the Related Art A conventional PAL / NTSC multi-mode digital comb filter interference mitigation circuit will be described below.

【0003】図2は従来のテレビジョン受像機のPAL
/NTSCマルチモード デジタルコム フィルター妨
害軽減回路である。図2において、1はPAL/NTS
Cマルチモード デジタル コム フィルター、2、3
はエミッターフォロアトランジスタ、6、7はプルアッ
プ抵抗、8、9、10、11はバイアス抵抗、12、1
3はフィルター抵抗、16、17はフィルターコイル2
2、23、24、25は、フィルターコンデンサーであ
る。
FIG. 2 shows a PAL of a conventional television receiver.
/ NTSC multi-mode digital comb Filter interference mitigation circuit. In FIG. 2, 1 is PAL / NTS
C multi-mode digital comb filter, 2, 3
Is an emitter follower transistor, 6, 7 are pull-up resistors, 8, 9, 10, 11 are bias resistors, 12, 1
3 is a filter resistor, 16 and 17 are filter coils 2
2, 23, 24 and 25 are filter condensers.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、上記の
従来の構成では、PAL/NTSCマルチモードにおい
てPALのFSC(サブキャリア)と、NTSCのFS
C(サブキャリア)のそれぞれのFSC(サブキャリ
ア)にフィルター妨害軽減回路のフィルター周波数を設
定することができずPALのFSC(サブキャリア)
と、NTSCのFSC(サブキャリア)の中間にフィル
ター妨害軽減回路のフィルター周波数を設定することと
なり、PAL/NTSCマルチモード デジタル コム
フィルターにおける輝度信号出力に与えるFSC(サ
ブキャリア)信号入力妨害としてドット妨害となる。
又、クロマ信号出力に与えるFSC(サブキャリア)信
号入力妨害として高調波妨害となる。
However, in the above conventional configuration, in the PAL / NTSC multi-mode, the PAL FSC (subcarrier) and the NTSC FS
The filter frequency of the filter interference mitigation circuit cannot be set for each FSC (subcarrier) of C (subcarrier), and the FSC (subcarrier) of PAL
, And the filter frequency of the filter disturbance reduction circuit is set between FSC (subcarrier) of NTSC and dot disturbance as FSC (subcarrier) signal input disturbance given to the luminance signal output in the PAL / NTSC multi-mode digital comb filter. Becomes
Also, harmonic interference occurs as FSC (subcarrier) signal input interference applied to the chroma signal output.

【0005】[0005]

【課題を解決するための手段】この課題を解決するため
に本発明は、PAL/NTSCマルチモード デジタル
コム フィルター妨害軽減回路のフィルター周波数
を、PALのFSC(サブキャリア)と、NTSCのF
SC(サブキャリア)のそれぞれのFSC(サブキャリ
ア)に同調した設定することにより妨害軽減する。
In order to solve this problem, the present invention provides a PAL / NTSC multi-mode digital comb filter which reduces the filter frequency of an interference reduction circuit by using a PAL FSC (subcarrier) and an NTSC FSC.
The interference is mitigated by setting in synchronization with each FSC (subcarrier) of the SC (subcarrier).

【0006】[0006]

【発明の実施の形態】本発明の請求項1、請求項2、請
求項3に記載の発明は、PAL/NTSCマルチモード
デジタルコム フィルター回路における輝度信号出力
と、クロマ信号出力に与えるFSC(サブキャリア)信
号入力妨害を軽減するという作用を有する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The invention according to claims 1, 2 and 3 of the present invention is directed to a PAL / NTSC multi-mode digital comb filter circuit which outputs a luminance signal and a FSC (sub Carrier) has the effect of reducing signal input interference.

【0007】以下、本発明の実施の形態について、図1
を用いて説明する。 (実施の形態1)図1は本発明のテレビジョン受像機の
PAL/NTSCマルチモード デジタル コム フィ
ルター妨害軽減回路を示し、1はPAL/NTSCマル
チモードデジタル コム フィルター、2、3はエミッ
ターフォロアトランジスタ、6、7はプルアップ抵抗、
8、9、10、11はバイアス抵抗、12、13、1
4、15は、フィルター抵抗、16、17、18、1
9、20、21は、フィルターコイル、22、23、2
4、25、26、27、28、29は、フィルターコン
デンサー、4、5はPAL/NTSCスイッチングトラ
ンジスタ、30、31は保護抵抗で構成されている。
Hereinafter, an embodiment of the present invention will be described with reference to FIG.
This will be described with reference to FIG. (Embodiment 1) FIG. 1 shows a PAL / NTSC multi-mode digital comb filter interference mitigation circuit of a television receiver of the present invention, 1 is a PAL / NTSC multi-mode digital comb filter, 2, 3 are emitter follower transistors, 6, 7 are pull-up resistors,
8, 9, 10, 11 are bias resistors, 12, 13, 1,
4, 15 are filter resistances, 16, 17, 18, 1
9, 20, 21 are filter coils, 22, 23, 2
Reference numerals 4, 25, 26, 27, 28 and 29 denote filter capacitors, reference numerals 4 and 5 denote PAL / NTSC switching transistors, and reference numerals 30 and 31 denote protection resistors.

【0008】以上のように構成されたテレビジョン受像
機のPAL/NTSCマルチモードデジタル コム フ
ィルター妨害軽減回路について図1を用いてその動作を
説明する。
The operation of the PAL / NTSC multi-mode digital comb filter interference mitigation circuit of the television receiver configured as described above will be described with reference to FIG.

【0009】まずPAL受像時における輝度信号出力に
与えるFSC(サブキャリア)信号入力妨害軽減回路
は、5のPAL/NTSCスイッチングトランジスタと
31の保護抵抗で構成されている回路は、PAL/NT
SC制御信号によりOFFとなり、15、28、20、
21、29から構成されるフィルター周波数はPALの
FSC(サブキャリア)に同調し、PALのFSC(サ
ブキャリア)信号入力妨害軽減して10、11、3から
構成されるトランジスタにより輝度信号処理回路へと進
む。一方クロマ信号出力に与えるFSC(サブキャリ
ア)信号入力高調波妨害軽減回路は、4のPAL/NT
SCスイッチングトランジスタと30の保護抵抗で構成
されている回路は、PAL/NTSC制御信号によりO
FFとなり、14、26、18、19、27から構成さ
れるフィルター周波数はPALのFSC(サブキャリ
ア)高調波妨害周波数同調し、PALのFSC(サブキ
ャリア)信号入力高調波害軽減して8、9、2から構成
されるトランジスタによりクロマ信号処理回路へと進
む。
First, an FSC (subcarrier) signal input disturbance reduction circuit for giving a luminance signal output at the time of PAL image reception is a PAL / NTSC switching transistor and a protection resistance circuit of 31 PAL / NT.
It is turned off by the SC control signal, 15, 28, 20,
The filter frequency composed of 21 and 29 is tuned to the PSC FSC (subcarrier), and the PAL FSC (subcarrier) signal input interference is reduced to provide a luminance signal processing circuit with transistors composed of 10, 11 and 3. And proceed. On the other hand, the FSC (subcarrier) signal input harmonic interference mitigation circuit applied to the chroma signal output is a PAL / NT of 4
A circuit composed of an SC switching transistor and 30 protection resistors is turned on by a PAL / NTSC control signal.
FF, the filter frequency composed of 14, 26, 18, 19, 27 is tuned to the PAL FSC (subcarrier) harmonic interference frequency, and the PAL FSC (subcarrier) signal input harmonic harm is reduced to 8, The process proceeds to the chroma signal processing circuit by the transistors composed of 9 and 2.

【0010】次にNTSC受像時における輝度信号出力
に与えるFSC(サブキャリア)信号入力妨害軽減回路
は、5のPAL/NTSCスイッチングトランジスタと
31の保護抵抗で構成されている回路は、PAL/NT
SC制御信号によりONとなり21のコイルをショート
し、15、28、20、29から構成されるフィルター
周波数はNTSCのFSC(サブキャリア)に同調し、
NTSCのFSC(サブキャリア)信号入力妨害軽減し
て10、11、3から構成されるトランジスタにより輝
度信号処理回路へと進む。一方クロマ信号出力に与える
FSC(サブキャリア)信号入力高調波妨害軽減回路
は、4のPAL/NTSCスイッチングトランジスタと
30の保護抵抗で構成されている回路は、PAL/NT
SC制御信号によりONとなり19のコイルをショート
し、14、26、18、27から構成されるフィルター
周波数はNTSCのFSC(サブキャリア)高調波妨害
周波数に同調し、NTSCのFSC(サブキャリア)信
号入力高調波害軽減して8、9、2から構成されるトラ
ンジスタによりクロマ信号処理回路へと進む。
Next, an FSC (subcarrier) signal input disturbance reduction circuit for giving a luminance signal output at the time of NTSC image reception is a circuit composed of 5 PAL / NTSC switching transistors and 31 protection resistors.
It is turned on by the SC control signal, shorts the 21 coil, and the filter frequency composed of 15, 28, 20, 29 is tuned to the FSC (subcarrier) of NTSC,
The NTSC FSC (subcarrier) signal input interference is reduced, and the process proceeds to the luminance signal processing circuit by the transistors composed of 10, 11, and 3. On the other hand, the FSC (subcarrier) signal input harmonic interference mitigation circuit applied to the chroma signal output is constituted by four PAL / NTSC switching transistors and thirty protection resistors are provided by PAL / NT.
It is turned on by the SC control signal and shorts 19 coils, the filter frequency composed of 14, 26, 18 and 27 is tuned to the FSC (subcarrier) harmonic interference frequency of NTSC, and the FSC (subcarrier) signal of NTSC The input harmonic damage is reduced, and the process proceeds to the chroma signal processing circuit by the transistors composed of 8, 9, and 2.

【0011】[0011]

【発明の効果】以上のように本発明によれば、PAL/
NTSCマルチモードにおけるデジタル コムのFSC
(サブキャリア)信号入力妨害及び、FSC(サブキャ
リア)信号入力高調波害を軽減するという有利な効果が
得られる。
As described above, according to the present invention, PAL /
Digital Com's FSC in NTSC Multimode
An advantageous effect of reducing (subcarrier) signal input interference and FSC (subcarrier) signal input harmonic damage is obtained.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施の形態によるテレビジョン受像
機の妨害軽減回路を示す図
FIG. 1 is a diagram showing an interference mitigation circuit of a television receiver according to an embodiment of the present invention.

【図2】従来のテレビジョン受像機の妨害軽減回路を示
す図
FIG. 2 is a diagram showing a conventional interference reduction circuit of a television receiver.

【符号の説明】[Explanation of symbols]

1 PAL/NTSCマルチモード デジタル コム
フィルター 2〜3 エミッターフォロアトランジスタ 4〜5 PAL/NTSCスイッチングトランジスタ 6〜7 プルアップ抵抗 8〜11 バイアス抵抗 12〜15 フィルター抵抗 16〜21 フィルターコイル 22〜29 フィルターコンデンサー 30〜31 保護抵抗
1 PAL / NTSC Multimode Digital Com
Filter 2-3 Emitter follower transistor 4-5 PAL / NTSC switching transistor 6-7 Pull-up resistor 8-11 Bias resistor 12-15 Filter resistor 16-21 Filter coil 22-29 Filter capacitor 30-31 Protection resistor

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 PAL/NTSCマルチモード デジタ
ル コム フィルター回路におけるPAL FSC(サ
ブキャリア)信号妨害及び、NTSC FSC(サブキ
ャリア)信号妨害を、妨害軽減回路のフィルター周波数
をPALのFSC(サブキャリア)とNTSCのFSC
(サブキャリア)のそれぞれのFSC(サブキャリア)
に同調設定することを特徴とするテレビジョン受像機の
妨害軽減回路。
1. A PAL / NTSC multi-mode digital comb filter circuit for PAL FSC (sub-carrier) signal interference and NTSC FSC (sub-carrier) signal interference, and a filter frequency of the interference reduction circuit is set to PAL FSC (sub-carrier). NTSC FSC
Each FSC (subcarrier) of (subcarrier)
An interference mitigation circuit for a television receiver, which is set in synchronization with
【請求項2】 PAL/NTSCマルチモード デジタ
ル コム フィルター回路の輝度信号出力に与えるPA
L FSC(サブキャリア)信号妨害及び、NTSC
FSC(サブキャリア)信号妨害を妨害軽減回路のフィ
ルター周波数をPALのFSC(サブキャリア)とNT
SCのFSC(サブキャリア)のそれぞれのFSC(サ
ブキャリア)に同調設定することを特徴とするテレビジ
ョン受像機の妨害軽減回路。
2. A PA applied to a luminance signal output of a PAL / NTSC multi-mode digital comb filter circuit.
L FSC (subcarrier) signal interference and NTSC
FSC (subcarrier) signal interference The filter frequency of the interference mitigation circuit is set to PAL FSC (subcarrier) and NT
An interference mitigation circuit for a television receiver, wherein the FSC (subcarrier) of the SC is set in synchronization with each FSC (subcarrier).
【請求項3】 PAL/NTSCマルチモード デジタ
ル コム フィルター回路のクロマ信号出力に与えるP
AL FSC(サブキャリア)信号妨害及びNTSC
FSC(サブキャリア)信号妨害を、妨害軽減回路のフ
ィルター周波数をPALのFSC(サブキャリア)とN
TSCのFSC(サブキャリア)のそれぞれのFSC
(サブキャリア)に同調設定することを特徴とするテレ
ビジョン受像機の妨害軽減回路。
3. The P signal applied to a chroma signal output of a PAL / NTSC multi-mode digital comb filter circuit.
AL FSC (subcarrier) signal jamming and NTSC
The FSC (subcarrier) signal interference is reduced by setting the filter frequency of the interference mitigation circuit to PAL FSC (subcarrier) and N
FSC of each FSC (subcarrier) of TSC
An interference mitigation circuit for a television receiver, which is tuned to (subcarrier).
JP9989697A 1997-02-20 1997-04-17 Interference reduction circuit Pending JPH10294952A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9989697A JPH10294952A (en) 1997-02-20 1997-04-17 Interference reduction circuit

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP9-35877 1997-02-20
JP3587797 1997-02-20
JP9989697A JPH10294952A (en) 1997-02-20 1997-04-17 Interference reduction circuit

Publications (1)

Publication Number Publication Date
JPH10294952A true JPH10294952A (en) 1998-11-04

Family

ID=26374884

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9989697A Pending JPH10294952A (en) 1997-02-20 1997-04-17 Interference reduction circuit

Country Status (1)

Country Link
JP (1) JPH10294952A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100119433A1 (en) * 2007-05-07 2010-05-13 The Honjo Chemical Corporation Method for photooxidation of carbon monoxide in gas phase to carbon dioxide

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100119433A1 (en) * 2007-05-07 2010-05-13 The Honjo Chemical Corporation Method for photooxidation of carbon monoxide in gas phase to carbon dioxide
US8758713B2 (en) * 2007-05-07 2014-06-24 The Honjo Chemical Corporation Method for photooxidation of carbon monoxide in gas phase to carbon dioxide

Similar Documents

Publication Publication Date Title
EP0013596B1 (en) Luminance delay control apparatus in pal/secam television receiver
KR930003566B1 (en) Picture quality adjusting circuit
FI93073C (en) Television receiver with additional input jack for separated Y-C format video signals
JPH10294952A (en) Interference reduction circuit
FI92785C (en) Television receiver with an extra input terminal for video signals in a separate Y-C format
JPH07162871A (en) Television receiver with different kind signal source selection means
JPH04263594A (en) Secam system decoder
JP3357428B2 (en) Signal synthesizer
JP2626746B2 (en) Color video signal processing circuit
JPS6017986Y2 (en) Color signal processing circuit for color television receivers
JPS6334380Y2 (en)
KR930007374B1 (en) Apparatus and method for controlling detection process of image signal demodulator
US5122867A (en) Video signal processing circuit having a band pass filter following a delay circuit in a comb filter arrangement
KR100269218B1 (en) Apparatus for separating the luminance signal of the multiple ccd camera
JPH03112209A (en) Bell filter circuit
KR900010463Y1 (en) 3,58(mhz) noise elimination circuit of brightness signal
JPH06225180A (en) Clamp system for television receiver
JP2904383B2 (en) Vertical position switching circuit
JPH0644218Y2 (en) Color signal circuit of color television receiver
JP2647652B2 (en) Chroma signal processing circuit
JPH0818997A (en) Filter circuit
JPS62171284A (en) Television receiver
JPH01122292A (en) Chrominance signal processing circuit
JPS5930388A (en) Multi-purpose color television receiver
JPH0795607A (en) Picture quality correcting circuit and color television receiver using the correcting circuit