JPH0342508B2 - - Google Patents
Info
- Publication number
- JPH0342508B2 JPH0342508B2 JP2802783A JP2802783A JPH0342508B2 JP H0342508 B2 JPH0342508 B2 JP H0342508B2 JP 2802783 A JP2802783 A JP 2802783A JP 2802783 A JP2802783 A JP 2802783A JP H0342508 B2 JPH0342508 B2 JP H0342508B2
- Authority
- JP
- Japan
- Prior art keywords
- cutting
- degrees
- compound semiconductor
- wafer
- chipping
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 17
- 238000005520 cutting process Methods 0.000 claims description 15
- 238000003776 cleavage reaction Methods 0.000 claims description 14
- 230000007017 scission Effects 0.000 claims description 14
- 150000001875 compounds Chemical class 0.000 claims description 12
- 238000000034 method Methods 0.000 claims description 9
- 239000013078 crystal Substances 0.000 claims description 5
- 235000012431 wafers Nutrition 0.000 description 13
- 230000002950 deficient Effects 0.000 description 6
- 238000009826 distribution Methods 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- 239000002173 cutting fluid Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- HZXMRANICFIONG-UHFFFAOYSA-N gallium phosphide Chemical compound [Ga]#P HZXMRANICFIONG-UHFFFAOYSA-N 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 229910005540 GaP Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- KWLSQQRRSAWBOQ-UHFFFAOYSA-N dipotassioarsanylpotassium Chemical compound [K][As]([K])[K] KWLSQQRRSAWBOQ-UHFFFAOYSA-N 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Dicing (AREA)
Description
【発明の詳細な説明】
(イ) 産業上の利用分野
本発明は発光素子を形成する化合物半導体の切
断方法に関する。DETAILED DESCRIPTION OF THE INVENTION (a) Field of Industrial Application The present invention relates to a method for cutting compound semiconductors forming light emitting devices.
(ロ) 従来技術
従来発光ダイオードは、発光効率を向上させる
ため、ガリウム燐(GaP)は(111)面、ガリウ
ム砒素(GaAs)やカリウム砒素燐(GaAsP)は
100面の上にそれぞれPn接合を形成していたが、
これら化合物半導体のウエハの100面にPn接合を
形成した場合、第1図に示すように(110)方向
A,Aが2つあり、これが完全劈開方向となるの
で、概ねこの方向又はこの方向からわずかにずれ
た方向(±10°程度)でダイシングをして素子を
形成していた。ところがこの時に切断刃が深くウ
エハ1に切り込めば切り込む程、また切断速度が
速ければ速い程、第2図に示すように切断部端縁
に欠け(通称チツピング)2,2…が生じ、素子
3,3…は立方体状となりにくい。このようなチ
ツピングは単に製造治具での取扱いが不便になる
ばかりでなく、電流分布や光の反射率や屈折率に
も影響するので、光取出効率を考慮した発光効率
は著しく低下する。(b) Conventional technology In order to improve luminous efficiency, conventional light emitting diodes use (111) planes for gallium phosphide (GaP), and (111) planes for gallium arsenide (GaAs) and potassium arsenide phosphide (GaAsP).
Pn junctions were formed on each of the 100 planes, but
When a Pn junction is formed on 100 sides of a wafer of these compound semiconductors, there are two (110) directions A and A as shown in Figure 1, and this is the complete cleavage direction, so generally from this direction or this direction Elements were formed by dicing in slightly deviated directions (approximately ±10°). However, at this time, the deeper the cutting blade cuts into the wafer 1 and the faster the cutting speed, the more chips (commonly known as chipping) 2, 2, etc. will occur at the edge of the cut portion, as shown in FIG. 3, 3... is difficult to form into a cube. Such chipping not only makes handling in a manufacturing jig inconvenient, but also affects the current distribution, light reflectance, and refractive index, resulting in a significant decrease in luminous efficiency in consideration of light extraction efficiency.
(ハ) 発明の目的
本発明は上述の点を考慮してなされたもので、
切断深さにほとんど影響なく、切断速度を速く出
来しかも発光効率の低下しない化合物半導体の切
断方法を提供するものである。(c) Purpose of the invention The present invention has been made in consideration of the above points, and
The present invention provides a method for cutting a compound semiconductor, which has almost no effect on the cutting depth, can increase the cutting speed, and does not reduce luminous efficiency.
(ニ) 発明の構成
本発明は化合物半導体ウエハの2方向の完全劈
開方向にはさまれた方向に切断していく方法であ
り以下本発明を実施例に基づいて詳細に説明す
る。(d) Structure of the Invention The present invention is a method of cutting a compound semiconductor wafer in a direction sandwiched between two complete cleavage directions, and the present invention will be described in detail below based on examples.
(ホ) 実施例
第3図は本発明実施例を説明する化合物半導体
ウエハの要部側面図でシート4上に、100面上に
Pn接合5を有した化合物半導体ウエハ6を載置
しダイシング法により溝7,7…を形成する。こ
れは第1図における完全劈開方向に対し略45度ず
れた方向(B)(B)に沿つてダイシング刃を進めること
でチツピング8はほとんど生じない。その後、シ
ート4の裏面から加圧して素子を分離するが、従
来はこの工程でのチツピングが切断中の数倍生じ
ていたのに対し、本発明において切断中の数十分
の一しか生じない。分離後は真空ピンセツトを用
いる等により素子をシート4から剥離する。この
ような切断方法による具体例を示す。まず化合物
半導体としてGaAsを例にとつて、劈開方向に沿
う一方向のみの不良率を調べると、前述のチツピ
ング等は全くといつていいほど発生していない。
しかし、結晶軸は劈開方行が直交していないので
縦横に溝を設ける必要があり、これにより不良率
が高くなる。2方向の切断方向を劈開方向に合わ
せ表面を平行四辺形とすることも出来なくはない
が、発光ダイオード等では光放出分布(輝度分
布)が素子形状に依存するので、概ねは略サイコ
ロ状となる立方体が好まれ、そのため切断方向は
略直交することになる。以下一枚のウエハの中で
略立方体の素子を得る場合、ウエハ端部において
立方体に成り得ない素子を除き、得られた素子の
中で外観的に前記チツピング等があるものを不良
とし、その割合を不良率という。(E) Embodiment Figure 3 is a side view of the main parts of a compound semiconductor wafer explaining an embodiment of the present invention.
A compound semiconductor wafer 6 having a Pn junction 5 is placed thereon, and grooves 7, 7, . . . are formed by a dicing method. This is because chipping 8 hardly occurs by advancing the dicing blade along the direction (B) (B) which is shifted by approximately 45 degrees from the complete cleavage direction in FIG. After that, pressure is applied from the back side of the sheet 4 to separate the elements, but whereas chipping in this process conventionally occurred several times as often as during cutting, in the present invention chipping occurs only a few tenths of the time during cutting. . After separation, the elements are peeled off from the sheet 4 using vacuum tweezers or the like. A specific example of such a cutting method will be shown. First, using GaAs as an example of a compound semiconductor, when examining the defective rate in only one direction along the cleavage direction, it was found that the above-mentioned chipping and the like did not occur at all.
However, since the cleavage directions of the crystal axes are not perpendicular to each other, it is necessary to provide vertical and horizontal grooves, which increases the defective rate. It is possible to align the two cutting directions with the cleavage direction and make the surface a parallelogram, but since the light emission distribution (brightness distribution) of light emitting diodes etc. depends on the element shape, it is generally roughly dice-shaped. A cubic shape is preferred, so that the cutting directions are approximately orthogonal. Below, when obtaining approximately cubic elements in a single wafer, excluding elements that cannot form a cube at the edge of the wafer, those with the above-mentioned chipping etc. in appearance are considered defective. The percentage is called the defective rate.
この不良率は劈開方向からわずかにずれたとき
が最も悪く、およそ10%あり、劈開方向から±30
度程度ずれるまでは徐々に改善され、7〜8%と
なる。しかしその後急激に不良率が低下し、劈開
方向に対して40〜50度交差(±40〜±45度)の方
向で最も不良率が少なく、およそ2%の不良率と
なる。この様な傾向は、シリコン系の半導体にお
いては劈開方向に対して30度交差でも45度交差で
も不良率が余り変化しなかつたので、結晶の脆い
化合物半導体の切断において特有な性質と考えら
れる。 This defect rate is the worst when the position is slightly off from the cleavage direction, which is about 10%, which is ±30% from the cleavage direction.
It gradually improves until it deviates by a degree, reaching 7-8%. However, after that, the defective rate rapidly decreases, and the defective rate is lowest in the direction intersecting 40 to 50 degrees (±40 to ±45 degrees) with respect to the cleavage direction, and is about 2%. This tendency is considered to be a characteristic peculiar to the cutting of compound semiconductors with brittle crystals, since in silicon-based semiconductors, the failure rate did not change much whether the cleavage direction was crossed at 30 degrees or 45 degrees.
また化合物半導体においては、外観上は前述の
チツピングがなくとも、結晶内部に歪みを残すこ
とがある。この内部歪みを示す例示としてGaP赤
色発光ダイオードにおいて光の量のバラ付きを見
ると、バラつきの程度は劈開方向からわずかにず
れたとき±20%程度で、角度のずれが大きくなる
につればらつきが漸次小さくなり、45度交差する
時にはおよそ±10%になつた。 Furthermore, in compound semiconductors, even if there is no chipping on the outside, distortion may remain inside the crystal. As an example of this internal distortion, looking at the variation in the amount of light in a GaP red light emitting diode, the degree of variation is about ±20% when slightly shifted from the cleavage direction, and as the angle shift increases, the variation gradually increases. It became smaller, and when it crossed 45 degrees, it became about ±10%.
従つて外観的な不良からいつても、内部歪みか
ら見ても、化合物半導体の切断には劈開方向から
略45度傾けて溝を形成するのがよい。 Therefore, in terms of both external defects and internal distortion, it is best to form a groove at an angle of about 45 degrees from the cleavage direction when cutting a compound semiconductor.
(ヘ) 発明の効果
以上の如く本発明は、化合物半導体ウエハの
100面にPn接合を形成し、結晶の完全へき開方向
に対し略45度傾けて溝を形成し、その溝に基づい
て素子を分離する化合物半導体の切断方法である
から後工程の作業性もよく、また発光効率も良好
である。(f) Effects of the invention As described above, the present invention provides a method for producing compound semiconductor wafers.
This is a method of cutting compound semiconductors in which a Pn junction is formed on 100 planes, a groove is formed at an angle of about 45 degrees with respect to the complete cleavage direction of the crystal, and elements are separated based on the groove, making it easy to work in the post-process. , and the luminous efficiency is also good.
第1図は半導体ウエハの平面図、第2図は従来
のウエハ切断分離時のウエハ要部平面図、第3図
は本発明実施例の半導体ウエハの要部側面図であ
る。
4……シート、5……Pn接合、1,6……ウ
エハ、7,7……溝。
FIG. 1 is a plan view of a semiconductor wafer, FIG. 2 is a plan view of main parts of a wafer during conventional wafer cutting and separation, and FIG. 3 is a side view of main parts of a semiconductor wafer according to an embodiment of the present invention. 4... Sheet, 5... Pn junction, 1, 6... Wafer, 7, 7... Groove.
Claims (1)
し、結晶の完全へき開方向に対し略45度傾けて溝
を形成し、その溝に基づいて素子を分離する事を
特徴とする化合物半導体の切断方法。1. A compound semiconductor cutting method characterized by forming Pn junctions on 100 faces of a compound semiconductor wafer, forming grooves inclined at approximately 45 degrees with respect to the complete cleavage direction of the crystal, and separating elements based on the grooves. .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58028027A JPS59152638A (en) | 1983-02-21 | 1983-02-21 | Cutting method for compound semiconductor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58028027A JPS59152638A (en) | 1983-02-21 | 1983-02-21 | Cutting method for compound semiconductor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59152638A JPS59152638A (en) | 1984-08-31 |
JPH0342508B2 true JPH0342508B2 (en) | 1991-06-27 |
Family
ID=12237256
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58028027A Granted JPS59152638A (en) | 1983-02-21 | 1983-02-21 | Cutting method for compound semiconductor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59152638A (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62105446A (en) * | 1985-10-31 | 1987-05-15 | Sharp Corp | Manufacture of semiconductor device |
JPH0256987A (en) * | 1988-02-23 | 1990-02-26 | Mitsubishi Electric Corp | Mounting method of hybrid integrated circuit |
JP2002090566A (en) | 2000-09-20 | 2002-03-27 | Furukawa Electric Co Ltd:The | Optical waveguide circuit device |
JP2005033196A (en) * | 2003-06-19 | 2005-02-03 | Showa Denko Kk | Dicing method for semiconductor wafer and light emitting diode chip |
US7183137B2 (en) * | 2003-12-01 | 2007-02-27 | Taiwan Semiconductor Manufacturing Company | Method for dicing semiconductor wafers |
JP2008028139A (en) * | 2006-07-21 | 2008-02-07 | Ricoh Co Ltd | Method for manufacturing semiconductor chip, surface-emitting semiconductor laser, surface-emitting semiconductor laser array, optical scanning apparatus and image forming apparatus |
JP2008235521A (en) | 2007-03-20 | 2008-10-02 | Sanyo Electric Co Ltd | Semiconductor substrate cleaving method, solar cell cleaving method, and solar cell |
JP6433644B2 (en) * | 2013-06-07 | 2018-12-05 | シーメンス アクチエンゲゼルシヤフトSiemens Aktiengesellschaft | Semiconductor wafer dicing method |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4940671A (en) * | 1972-08-24 | 1974-04-16 |
-
1983
- 1983-02-21 JP JP58028027A patent/JPS59152638A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4940671A (en) * | 1972-08-24 | 1974-04-16 |
Also Published As
Publication number | Publication date |
---|---|
JPS59152638A (en) | 1984-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101015070B (en) | Method for manufacturing semiconductor light emitting device and device manufactured by the method | |
JP2780618B2 (en) | Method of manufacturing gallium nitride based compound semiconductor chip | |
US5994205A (en) | Method of separating semiconductor devices | |
JP5179068B2 (en) | Method for manufacturing compound semiconductor device | |
JP3904585B2 (en) | Manufacturing method of semiconductor device | |
JPH0888201A (en) | Semiconductor element using sapphire substrate | |
JP2748355B2 (en) | Method of manufacturing gallium nitride based compound semiconductor chip | |
JPH09298339A (en) | Manufacture of semiconductor laser | |
JP2861991B2 (en) | Method of manufacturing gallium nitride based compound semiconductor chip | |
JPH10321908A (en) | Nitride group compound semiconductor element and light-emitting semiconductor element and manufacture thereof | |
JPH05343742A (en) | Manufacture of gallium nitride series compound semiconductor chip | |
KR100789200B1 (en) | Semiconductor chip manufacturing method and semiconductor chip | |
JP2765644B2 (en) | Gallium nitride based compound semiconductor wafer cutting method | |
JPH0342508B2 (en) | ||
JP3227287B2 (en) | Method of manufacturing gallium nitride-based compound semiconductor chip and gallium nitride-based compound semiconductor device | |
JP3338360B2 (en) | Gallium nitride based semiconductor wafer manufacturing method | |
JPH06283758A (en) | Method of cutting gallium nitride compound semiconductor wafer | |
JPH07122520A (en) | Manufacture of gallium nitride compound semiconductor chip | |
JP2859478B2 (en) | Gallium nitride based compound semiconductor wafer cutting method for light emitting device | |
JPH1064854A (en) | Method for cutting wafer | |
JP2005191551A (en) | Semiconductor chip manufacturing method and semiconductor chip | |
JP2006203251A (en) | Production method for semiconductor device | |
JP3679626B2 (en) | Gallium nitride compound semiconductor chip | |
JP3928621B2 (en) | Light emitting device wafer | |
JP3938101B2 (en) | Method for manufacturing light emitting device |