JPH08316926A - Noise reduction device for stereo receiver - Google Patents
Noise reduction device for stereo receiverInfo
- Publication number
- JPH08316926A JPH08316926A JP11694495A JP11694495A JPH08316926A JP H08316926 A JPH08316926 A JP H08316926A JP 11694495 A JP11694495 A JP 11694495A JP 11694495 A JP11694495 A JP 11694495A JP H08316926 A JPH08316926 A JP H08316926A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- circuit
- separation
- detection circuit
- filter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Noise Elimination (AREA)
- Stereo-Broadcasting Methods (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、携帯用または車載用の
FMステレオ受信機、AMステレオ受信機、ステレオ受
信が可能なテレビジョン受像機等のステレオ受信機にお
けるマルチパス妨害ノイズを低減するノイズ低減装置に
関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to noise for reducing multipath interference noise in a stereo receiver such as a portable or vehicle-mounted FM stereo receiver, AM stereo receiver, and stereo receiver capable of receiving television. Reducing device
【0002】[0002]
【従来の技術】マルチパス妨害ノイズは、復調信号の高
い周波数領域において著しくなる。そのため、コンポジ
ット信号中のサブ信号がより大きな影響を受ける。そこ
で、ステレオセパレーションを低下させることでをマル
チパスノイズを低減することが行われている。2. Description of the Related Art Multipath interference noise becomes significant in the high frequency region of a demodulated signal. Therefore, the sub signal in the composite signal is more greatly affected. Therefore, multipath noise is reduced by reducing the stereo separation.
【0003】図2は従来のこの種のノイズ低減装置の構
成を示している。図2において、1はアンテナ、2はア
ンテナ1に接続されたフトントエンド、3はフロントエ
ンド2に接続された中間周波増幅回路、4は中間周波増
幅回路3に接続されたFM検波回路、5はFM検波回路
4に接続されたマルチプレックス、6は中間周波増幅回
路3に接続されたシグナルメータ出力回路、7はシグナ
ルメータ出力回路6に接続されたフィルタ回路、8はフ
ィルタ回路7に接続された交流検波回路、9は交流検波
回路8に接続されたセパレーション制御回路であり、マ
ルチプレックス5に接続されている。FIG. 2 shows the configuration of a conventional noise reducing device of this type. In FIG. 2, 1 is an antenna, 2 is a front end connected to the antenna 1, 3 is an intermediate frequency amplifier circuit connected to the front end 2, 4 is an FM detection circuit connected to the intermediate frequency amplifier circuit 3, and 5 is Multiplex connected to the FM detection circuit 4, 6 is a signal meter output circuit connected to the intermediate frequency amplifier circuit 3, 7 is a filter circuit connected to the signal meter output circuit 6, and 8 is connected to the filter circuit 7. An AC detection circuit, 9 is a separation control circuit connected to the AC detection circuit 8, and is connected to the multiplex 5.
【0004】次に上記従来例の動作について説明する。
図2において、シグナルメータ出力回路6は、アンテナ
1の入力レベルに対応し、図3に示すような直流電圧を
出力する。マルチパス妨害発生時には、FM電波は振幅
変調を受けるため、シグナルメータ出力回路6には交流
電圧も合わせて出力される。マルチパス妨害が強くなる
に従って振幅変調は大きくなるため、シグナルメータ出
力の交流電圧も大きくなる。この交流電圧をフィルタ回
路7にて帯域制限し、交流検波回路8にて図4に示すよ
うな直流電圧に変換する。また、交流検波回路8の出力
は、図5に示すような時定数を持つ。セパレーション制
御回路9は、この直流電圧に応じてマルチプレックス5
を制御し、図6に示すようにセパレーションを低下させ
る。Next, the operation of the above conventional example will be described.
In FIG. 2, the signal meter output circuit 6 outputs a DC voltage corresponding to the input level of the antenna 1 as shown in FIG. When multipath interference occurs, the FM radio wave undergoes amplitude modulation, and therefore the AC voltage is also output to the signal meter output circuit 6. Since the amplitude modulation increases as the multipath interference increases, the AC voltage output from the signal meter also increases. This AC voltage is band-limited by the filter circuit 7, and is converted into a DC voltage as shown in FIG. 4 by the AC detection circuit 8. The output of the AC detection circuit 8 has a time constant as shown in FIG. The separation control circuit 9 receives the multiplex 5 according to this DC voltage.
Control to reduce the separation as shown in FIG.
【0005】このように上記従来のノイズ低減装置で
は、マルチパス妨害の強さに応じてステレオセパレーシ
ョンを低下させ、マルチパス妨害ノイズを低減すること
ができる。As described above, the conventional noise reduction apparatus can reduce the stereo separation according to the strength of the multipath interference and reduce the multipath interference noise.
【0006】[0006]
【発明が解決しようとする課題】しかしながら、上記従
来のノイズ低減装置では、フィルタ回路7の帯域、およ
び交流検波回路8のゲインおよび時定数を1種類の設定
で行なうため、マルチパス妨害の条件によっては十分な
効果を得ることができないという問題があった。However, in the above-mentioned conventional noise reduction device, the band of the filter circuit 7 and the gain and time constant of the AC detection circuit 8 are set by one kind of setting, so that depending on the condition of multipath interference. There was a problem that could not get a sufficient effect.
【0007】本発明は、このような従来の問題を解決す
るものであり、より多くの条件で効果を得ることができ
る優れたノイズ低減装置を提供することを目的とするも
のである。The present invention solves such a conventional problem, and an object of the present invention is to provide an excellent noise reduction device which can obtain an effect under more conditions.
【0008】[0008]
【課題を解決するための手段】本発明は、上記目的を達
成するために、フィルタ回路および交流検波回路を複数
系統設け、より多くのマルチパス妨害の条件でノイズ低
減効果を得るようにしたものである。In order to achieve the above object, the present invention provides a plurality of systems of filter circuits and AC detection circuits to obtain a noise reduction effect under more multipath interference conditions. Is.
【0009】[0009]
【作用】したがって、本発明によれば、複数系統のフィ
ルタ回路の帯域、および交流検波回路のゲインおよび時
定数をそれぞれ異なる設定にすることにより、マルチパ
ス妨害の条件が大きく異なる場合にもセパレーションを
制御することができる。Therefore, according to the present invention, the bands of the filter circuits of a plurality of systems, and the gain and the time constant of the AC detection circuit are set differently, so that the separation can be performed even when the conditions of the multipath interference greatly differ. Can be controlled.
【0010】[0010]
【実施例】図1は本発明の一実施例の構成を示すもので
あり、図2の従来例に示した構成と同じ要素には同じ符
号を付してある。図1において、1はアンテナ、2はア
ンテナ1に接続されたフロントエンド、3はフロントエ
ンド2に接続された中間周波増幅回路、4は中間周波増
幅回路3に接続されたFM検波回路、5はFM検波回路
4に接続されたマルチプレックス、6は中間周波増幅回
路3に接続されたシグナルメータ出力回路、7はシグナ
ルメータ出力回路6に接続されたフィルタ回路、8はフ
ィルタ回路7に接続された交流検波回路、10はシグナ
ルメータ出力回路6に接続されたフィルタ回路、11は
フィルタ回路10に接続された交流検波回路、9は交流
検波回路8および11に接続されたセパレーション制御
回路であり、マルチプレックス5に接続されている。1 shows the structure of an embodiment of the present invention, in which the same elements as those shown in the conventional example of FIG. 2 are designated by the same reference numerals. In FIG. 1, 1 is an antenna, 2 is a front end connected to the antenna 1, 3 is an intermediate frequency amplification circuit connected to the front end 2, 4 is an FM detection circuit connected to the intermediate frequency amplification circuit 3, and 5 is Multiplex connected to the FM detection circuit 4, 6 is a signal meter output circuit connected to the intermediate frequency amplifier circuit 3, 7 is a filter circuit connected to the signal meter output circuit 6, and 8 is connected to the filter circuit 7. An AC detection circuit, 10 is a filter circuit connected to the signal meter output circuit 6, 11 is an AC detection circuit connected to the filter circuit 10, 9 is a separation control circuit connected to the AC detection circuits 8 and 11, and It is connected to plex 5.
【0011】次に上記実施例の動作について説明する。
上記実施例において、マルチパス妨害発生時には、シグ
ナルメータ出力回路6に交流電圧が出力される。この交
流電圧をフィルタ回路7にて帯域制限し、交流検波回路
8にて直流電圧に変換する。同様にフィルタ回路10で
も帯域制限をして、交流検波回路11にて直流電圧に変
換する。セパレーション制御回路9は、それぞれの直流
電圧の出力が大きい方に応じてマルチプレックス5を制
御し、セパレーションを低下させる。Next, the operation of the above embodiment will be described.
In the above embodiment, when multipath interference occurs, an AC voltage is output to the signal meter output circuit 6. This AC voltage is band-limited by the filter circuit 7, and converted into a DC voltage by the AC detection circuit 8. Similarly, the band is also limited in the filter circuit 10, and converted into a DC voltage in the AC detection circuit 11. The separation control circuit 9 controls the multiplex 5 in accordance with the larger output of each DC voltage to reduce the separation.
【0012】このように、上記実施例によれば、2系統
のフィルタ回路7、10の帯域、および交流検波回路
8、11のゲインおよび時定数をそれぞれ異なる設定に
することにより、マルチパス妨害の条件が大きく異なる
場合にも、適切にセパレーションを制御することができ
るという利点を有する。As described above, according to the above-described embodiment, the bands of the two filter circuits 7 and 10 and the gains and the time constants of the AC detection circuits 8 and 11 are set differently to prevent multipath interference. Even if the conditions are greatly different, there is an advantage that the separation can be appropriately controlled.
【0013】なお、上記実施例では、フィルタ回路と交
流検波回路を2系統設けたが、さらに多くの系統を設け
て、より条件を細かく設定してもよい。In the above embodiment, two systems are provided for the filter circuit and the AC detection circuit, but more systems may be provided for more detailed setting of conditions.
【0014】[0014]
【発明の効果】本発明は、上記実施例から明らかなよう
に、フィルタ回路および交流検波回路を複数系統設けた
ものであり、それぞれの回路が異なるマルチパス妨害の
条件で動作することで、より多くのマルチパス妨害の条
件でノイズを低減することができるという効果を有す
る。As is apparent from the above-described embodiment, the present invention is provided with a plurality of systems of filter circuits and AC detection circuits, and each circuit operates under different multipath interference conditions. It has an effect that noise can be reduced under many multipath interference conditions.
【図1】本発明の一実施例におけるノイズ低減装置の概
略ブロック図FIG. 1 is a schematic block diagram of a noise reduction device according to an embodiment of the present invention.
【図2】従来のノイズ低減装置の概略ブロック図FIG. 2 is a schematic block diagram of a conventional noise reduction device.
【図3】アンテナ入力レベルとシグナルメータ出力の関
係を示す特性図FIG. 3 is a characteristic diagram showing a relationship between an antenna input level and a signal meter output.
【図4】交流電圧レベルと交流検波出力の関係を示す特
性図FIG. 4 is a characteristic diagram showing a relationship between an AC voltage level and an AC detection output.
【図5】交流検波回路の動作を説明するための特性図FIG. 5 is a characteristic diagram for explaining the operation of the AC detection circuit.
【図6】交流検波回路の出力とセパレーションの関係を
示す特性図FIG. 6 is a characteristic diagram showing the relationship between the output of the AC detection circuit and separation.
1 アンテナ 2 フロントエンド 3 中間周波増幅回路 4 FM検波回路 5 マルチプレックス 6 シグナルメータ出力回路 7、10 フィルタ回路 8、11 交流検波回路 9 セパレーション制御回路 1 Antenna 2 Front End 3 Intermediate Frequency Amplifier Circuit 4 FM Detection Circuit 5 Multiplex 6 Signal Meter Output Circuit 7, 10 Filter Circuit 8, 11 AC Detection Circuit 9 Separation Control Circuit
Claims (2)
として出力するシグナルメータ出力回路と、前記交流電
圧の周波数を帯域制限するフィルタ回路と、前記帯域制
限された交流電圧を直流電圧に変換する交流検波回路
と、前記変換された直流電圧によってステレオセパレー
ションを変化させるセパレーション制御回路とを備え、
前記フィルタ回路と前記交流検波回路を複数系統設けた
ことを特徴とするステレオ受信機におけるノイズ低減装
置。1. A signal meter output circuit for outputting an amplitude modulation component of an antenna input as an AC voltage, a filter circuit for band limiting the frequency of the AC voltage, and an AC for converting the band limited AC voltage to a DC voltage. A detection circuit and a separation control circuit that changes the stereo separation by the converted DC voltage,
A noise reduction device in a stereo receiver, wherein a plurality of systems of the filter circuit and the AC detection circuit are provided.
えたことを特徴とする請求項1記載のステレオ受信機に
おけるノイズ低減装置。2. The noise reduction device for a stereo receiver according to claim 1, wherein the system is provided with two systems of a filter circuit and an AC detection circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11694495A JP3221281B2 (en) | 1995-05-16 | 1995-05-16 | Noise reduction device for stereo receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11694495A JP3221281B2 (en) | 1995-05-16 | 1995-05-16 | Noise reduction device for stereo receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH08316926A true JPH08316926A (en) | 1996-11-29 |
JP3221281B2 JP3221281B2 (en) | 2001-10-22 |
Family
ID=14699592
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11694495A Expired - Lifetime JP3221281B2 (en) | 1995-05-16 | 1995-05-16 | Noise reduction device for stereo receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3221281B2 (en) |
-
1995
- 1995-05-16 JP JP11694495A patent/JP3221281B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP3221281B2 (en) | 2001-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4426727A (en) | FM Noise reducing circuit | |
JP5180226B2 (en) | Techniques for deterministically reducing signal interference. | |
CA1228123A (en) | Radio receiver with field intensity detector | |
US5432854A (en) | Stereo FM receiver, noise control circuit therefor | |
US5507022A (en) | Electric field level detecting apparatus | |
EP1171998B1 (en) | If signal processing apparatus | |
US4620315A (en) | Automatic frequency control circuit in a stereo FM radio receiver | |
JPH08316926A (en) | Noise reduction device for stereo receiver | |
JPH08316925A (en) | Multipath noise reduction device | |
JPH0832895A (en) | Receiver | |
JP2662719B2 (en) | Diversity receiving circuit | |
JPS6388922A (en) | Fm stereo tuner | |
JP2994876B2 (en) | FM stereo tuner | |
JPH0150146B2 (en) | ||
JP2845201B2 (en) | Diversity receiver with combining method | |
JP3119490B2 (en) | Diversity type FM receiver | |
JPH08195688A (en) | Receiving device having noise eliminating function | |
JPS6083427A (en) | Automatic sensitivity switching device | |
JPS63160474A (en) | Sound signal processing circuit | |
JPS62109476A (en) | Agc system for tv relay broadcasting equipment | |
JPH0530054A (en) | Fm stereo receiver | |
JPH0779171A (en) | Receiver | |
JP2009021721A (en) | Fm tuner | |
JPS5825781A (en) | Television sound multiplex receiver | |
JPS58181347A (en) | Common gain controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20070817 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080817 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080817 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090817 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090817 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100817 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110817 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110817 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120817 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130817 Year of fee payment: 12 |
|
EXPY | Cancellation because of completion of term |