[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JPH06511586A - 人工視覚画像解析用電子デバイス - Google Patents

人工視覚画像解析用電子デバイス

Info

Publication number
JPH06511586A
JPH06511586A JP6505054A JP50505494A JPH06511586A JP H06511586 A JPH06511586 A JP H06511586A JP 6505054 A JP6505054 A JP 6505054A JP 50505494 A JP50505494 A JP 50505494A JP H06511586 A JPH06511586 A JP H06511586A
Authority
JP
Japan
Prior art keywords
processor
processors
output
neighboring
sum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6505054A
Other languages
English (en)
Japanese (ja)
Inventor
メリゴ，アラン
Original Assignee
サントル・ナショナル・ドゥ・ラ・ルシェルシュ・シャンティフィク
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by サントル・ナショナル・ドゥ・ラ・ルシェルシュ・シャンティフィク filed Critical サントル・ナショナル・ドゥ・ラ・ルシェルシュ・シャンティフィク
Publication of JPH06511586A publication Critical patent/JPH06511586A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Image Processing (AREA)
JP6505054A 1992-07-31 1993-07-29 人工視覚画像解析用電子デバイス Pending JPH06511586A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR92/09529 1992-07-31
FR9209529A FR2694430B1 (fr) 1992-07-31 1992-07-31 Dispositif électronique pour l'analyse d'image et la vision artificielle.
PCT/FR1993/000778 WO1994003869A1 (fr) 1992-07-31 1993-07-29 Dispositif electronique pour l'analyse d'image et la vision artificielle

Publications (1)

Publication Number Publication Date
JPH06511586A true JPH06511586A (ja) 1994-12-22

Family

ID=9432512

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6505054A Pending JPH06511586A (ja) 1992-07-31 1993-07-29 人工視覚画像解析用電子デバイス

Country Status (4)

Country Link
EP (1) EP0606458A1 (fr)
JP (1) JPH06511586A (fr)
FR (1) FR2694430B1 (fr)
WO (1) WO1994003869A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109003603A (zh) * 2017-10-30 2018-12-14 上海寒武纪信息科技有限公司 语音识别方法及相关产品

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2129589B (en) * 1982-11-08 1986-04-30 Nat Res Dev Array processor cell

Also Published As

Publication number Publication date
FR2694430B1 (fr) 1994-09-09
FR2694430A1 (fr) 1994-02-04
EP0606458A1 (fr) 1994-07-20
WO1994003869A1 (fr) 1994-02-17

Similar Documents

Publication Publication Date Title
Uhr Parallel computer vision
Huang et al. Binary image algebra and optical cellular logic processor design
US11080593B2 (en) Electronic circuit, in particular capable of implementing a neural network, and neural system
US5461574A (en) Method of expressing a logic circuit
CN106843809A (zh) 一种基于nor flash阵列的卷积运算方法
Li et al. Reconfigurable SIMD massively parallel computers
WO1993008538A1 (fr) Processeur destine a un reseau neuronal
JPH05242065A (ja) 情報処理装置及びシステム
Deng et al. SemiMap: A semi-folded convolution mapping for speed-overhead balance on crossbars
Lin et al. Simulating enhanced meshes, with applications
Olariu et al. Integer problems on reconfigurable meshes, with applications
Chen et al. Efficient parallel processing of image contours
Chaudhary et al. Parallelism in computer vision: A review
JPH06511586A (ja) 人工視覚画像解析用電子デバイス
Mudge et al. Cellular image processing techniques for VLSI circuit layout validation and routing
Panchbhaiyye et al. A FIFO based accelerator for convolutional neural networks
Bhagavathi et al. Convexity problems on meshes with multiple broadcasting
Willebeek-LeMair et al. Region growing on a highly parallel mesh-connected SIMD computer
Cantoni IP hierarchical systems: architectural features
Huang et al. A cellular hypercube architecture for image processing
Pan Order statistics on a linear array with a reconfigurable bus
Mumolo VHDL design of a scalable VLSI sorting device based on pipelined computation
Eshaghian-Wilner et al. The systolic reconfigurable mesh
Liu et al. Exploiting bit level concurrency in real-time geometric feature extractions
CN110178146A (zh) 反卷积器及其所应用的人工智能处理装置