JP6825085B2 - Manufacturing method of resistance changing element and resistance changing element - Google Patents
Manufacturing method of resistance changing element and resistance changing element Download PDFInfo
- Publication number
- JP6825085B2 JP6825085B2 JP2019513269A JP2019513269A JP6825085B2 JP 6825085 B2 JP6825085 B2 JP 6825085B2 JP 2019513269 A JP2019513269 A JP 2019513269A JP 2019513269 A JP2019513269 A JP 2019513269A JP 6825085 B2 JP6825085 B2 JP 6825085B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode layer
- metal oxide
- layer
- changing element
- titanium nitride
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 33
- 229910044991 metal oxide Inorganic materials 0.000 claims description 79
- 150000004706 metal oxides Chemical class 0.000 claims description 79
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 45
- 239000000758 substrate Substances 0.000 claims description 41
- 238000000034 method Methods 0.000 claims description 37
- 239000004065 semiconductor Substances 0.000 claims description 35
- 239000007789 gas Substances 0.000 claims description 23
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 17
- 229910001873 dinitrogen Inorganic materials 0.000 claims description 13
- 238000004544 sputter deposition Methods 0.000 claims description 13
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 10
- 229910001936 tantalum oxide Inorganic materials 0.000 claims description 8
- 239000010410 layer Substances 0.000 description 226
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 32
- 239000001301 oxygen Substances 0.000 description 25
- 229910052760 oxygen Inorganic materials 0.000 description 25
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 23
- 239000000463 material Substances 0.000 description 15
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 8
- 239000000203 mixture Substances 0.000 description 7
- 230000000052 comparative effect Effects 0.000 description 5
- UQSXHKLRYXJYBZ-UHFFFAOYSA-N Iron oxide Chemical compound [Fe]=O UQSXHKLRYXJYBZ-UHFFFAOYSA-N 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000005546 reactive sputtering Methods 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 230000002950 deficient Effects 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 229910000510 noble metal Inorganic materials 0.000 description 3
- 239000010970 precious metal Substances 0.000 description 3
- 238000001552 radio frequency sputter deposition Methods 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- AMWRITDGCCNYAT-UHFFFAOYSA-L hydroxy(oxo)manganese;manganese Chemical compound [Mn].O[Mn]=O.O[Mn]=O AMWRITDGCCNYAT-UHFFFAOYSA-L 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 229910052748 manganese Inorganic materials 0.000 description 2
- 239000011572 manganese Substances 0.000 description 2
- -1 oxygen ions Chemical class 0.000 description 2
- 239000012466 permeate Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 2
- 238000001771 vacuum deposition Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 239000005751 Copper oxide Substances 0.000 description 1
- 206010021143 Hypoxia Diseases 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 1
- XHCLAFWTIXFWPH-UHFFFAOYSA-N [O-2].[O-2].[O-2].[O-2].[O-2].[V+5].[V+5] Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[V+5].[V+5] XHCLAFWTIXFWPH-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 229910002056 binary alloy Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 229910000428 cobalt oxide Inorganic materials 0.000 description 1
- IVMYJDGYRUAWML-UHFFFAOYSA-N cobalt(ii) oxide Chemical compound [Co]=O IVMYJDGYRUAWML-UHFFFAOYSA-N 0.000 description 1
- 229910000431 copper oxide Inorganic materials 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000000428 dust Substances 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910000480 nickel oxide Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- QGLKJKCYBOYXKC-UHFFFAOYSA-N nonaoxidotritungsten Chemical compound O=[W]1(=O)O[W](=O)(=O)O[W](=O)(=O)O1 QGLKJKCYBOYXKC-UHFFFAOYSA-N 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- GNRSAWUEBMWBQH-UHFFFAOYSA-N oxonickel Chemical compound [Ni]=O GNRSAWUEBMWBQH-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 239000012495 reaction gas Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 229910001930 tungsten oxide Inorganic materials 0.000 description 1
- 229910001935 vanadium oxide Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/06—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
- C23C14/08—Oxides
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C14/00—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
- C23C14/22—Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
- C23C14/34—Sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N99/00—Subject matter not provided for in other groups of this subclass
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Semiconductor Memories (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
Description
本発明は、抵抗変化素子の製造方法及び抵抗変化素子に関する。 The present invention relates to a method for manufacturing a resistance changing element and a resistance changing element.
半導体メモリには、DRAM(Dynamic Random Access Memory)等の揮発性メモリとフラッシュメモリ等の不揮発性メモリがある。不揮発性メモリとして、NAND型フラッシュメモリが主流であるが、20nm以降のデザインルールでは微細化の限界とされており、さらに微細化が可能なデバイスとして、ReRAM(Resistance RAM)が注目されている。 Semiconductor memory includes volatile memory such as DRAM (Dynamic Random Access Memory) and non-volatile memory such as flash memory. NAND flash memory is the mainstream as a non-volatile memory, but the design rule after 20 nm sets the limit of miniaturization, and ReRAM (Resistance RAM) is attracting attention as a device capable of further miniaturization.
従来のReRAMは、所望の抵抗値を有する金属酸化物層を上部及び下部白金(Pt)電極層で挟んだ構造であり、上部電極層に電圧を印加し、金属酸化物層の抵抗を変化させることでメモリスイッチングを行う(例えば、特許文献1参照)。 The conventional ReRAM has a structure in which a metal oxide layer having a desired resistance value is sandwiched between upper and lower platinum (Pt) electrode layers, and a voltage is applied to the upper electrode layer to change the resistance of the metal oxide layer. Therefore, memory switching is performed (see, for example, Patent Document 1).
しかしながら、電極層の材料として用いられるPtは高価な金属であるため、抵抗変化素子のコストを下げ生産性を向上させるためには、低コストで電気特性に優れた電極材料の開発が必要とされている。 However, since Pt used as a material for the electrode layer is an expensive metal, it is necessary to develop an electrode material having excellent electrical characteristics at low cost in order to reduce the cost of the resistance changing element and improve the productivity. ing.
以上のような事情に鑑み、本発明の目的は、低コストで電気特性に優れた抵抗変化素子の製造方法及び抵抗変化素子を提供することにある。 In view of the above circumstances, an object of the present invention is to provide a method for manufacturing a resistance changing element having excellent electrical characteristics at low cost and a resistance changing element.
上記目的を達成するため、本発明の一形態に係る抵抗変化素子の製造方法は、基板上に第1窒化チタン電極層を形成することを含む。上記第1窒化チタン電極層の上には、第1抵抗率を有する第1金属酸化物層が形成される。上記第1金属酸化物層の上に、上記第1抵抗率とは異なる第2抵抗率を有する第2金属酸化物層が形成される。上記基板にバイアス電圧を印加しながら、上記第2金属酸化物層の上に第2窒化チタン電極層がスパッタリング法によって形成される。
このような抵抗変化素子の製造方法によれば、上記基板にバイアス電圧を印加しながら、上記第2金属酸化物層の上に高密度の第2窒化チタン電極層が形成されるので、低コストで電気特性に優れた抵抗変化素子が形成される。In order to achieve the above object, the method for manufacturing a resistance changing element according to an embodiment of the present invention includes forming a first titanium nitride electrode layer on a substrate. A first metal oxide layer having a first resistivity is formed on the first titanium nitride electrode layer. A second metal oxide layer having a second resistivity different from the first resistivity is formed on the first metal oxide layer. A second titanium nitride electrode layer is formed on the second metal oxide layer by a sputtering method while applying a bias voltage to the substrate.
According to the method for manufacturing such a resistance changing element, a high-density second titanium nitride electrode layer is formed on the second metal oxide layer while applying a bias voltage to the substrate, so that the cost is low. A resistance changing element having excellent electrical characteristics is formed.
上記の抵抗変化素子の製造方法においては、上記第2窒化チタン電極層を形成する工程は、上記基板に0.03W/cm2以上0.62W/cm2以下のバイアス電力を印加することを含んでもよい。
このような抵抗変化素子の製造方法によれば、上記基板に0.03W/cm2以上0.62W/cm2以下のバイアス電圧を印加しながら、上記第2金属酸化物層の上に高密度の第2窒化チタン電極層が形成されるので、低コストで電気特性に優れた抵抗変化素子が形成される。In the manufacturing method of the variable resistance element, the step of forming the second titanium nitride electrode layer may include applying a bias power of 0.03 W / cm 2 or more 0.62 W / cm 2 or less on the substrate It may be.
According to the manufacturing method of the variable resistance element, while applying a 0.03 W / cm 2 or more 0.62 W / cm 2 or less of the bias voltage to the substrate, a high density on the second metal oxide layer Since the second titanium nitride electrode layer of the above is formed, a resistance changing element having excellent electrical characteristics is formed at low cost.
上記の抵抗変化素子の製造方法においては、上記第2金属酸化物層を3nm以上11nm以下の膜厚で形成する工程を含んでもよい。
このような抵抗変化素子の製造方法によれば、上記第2金属酸化物層が3nm以上11nm以下の膜厚で形成されるので、低コストで電気特性に優れた抵抗変化素子が形成される。The method for manufacturing the resistance changing element may include a step of forming the second metal oxide layer with a film thickness of 3 nm or more and 11 nm or less.
According to such a method for manufacturing a resistance changing element, the second metal oxide layer is formed with a film thickness of 3 nm or more and 11 nm or less, so that a resistance changing element having excellent electrical characteristics is formed at low cost.
上記の抵抗変化素子の製造方法においては、上記第2窒化チタン電極層を形成する工程は、スパッタリングガスとして希ガスと窒素ガスとの混合ガスを用い、上記混合ガスの全流量に対する上記窒素ガスの流量は、10%以上100%以下であることを含んでもよい。
このような抵抗変化素子の製造方法によれば、上記基板にバイアス電圧を印加しながら、上記混合ガスの全流量に対する上記窒素ガスの流量が10%以上100%以下に調整され、上記第2金属酸化物層の上に高密度の第2窒化チタン電極層が形成されるので、低コストで電気特性に優れた抵抗変化素子が形成される。In the method for manufacturing the resistance changing element, the step of forming the second titanium nitride electrode layer uses a mixed gas of a rare gas and a nitrogen gas as the sputtering gas, and the nitrogen gas is used with respect to the total flow rate of the mixed gas. The flow rate may include being 10% or more and 100% or less.
According to the method for manufacturing such a resistance changing element, the flow rate of the nitrogen gas with respect to the total flow rate of the mixed gas is adjusted to 10% or more and 100% or less while applying a bias voltage to the substrate, and the second metal Since the high-density second titanium nitride electrode layer is formed on the oxide layer, a resistance changing element having excellent electrical characteristics is formed at low cost.
上記の抵抗変化素子の製造方法においては、上記第2窒化チタン電極層を形成する工程は、上記基板の温度を20℃以上320℃以下に調整することを含んでもよい。
このような抵抗変化素子の製造方法によれば、上記基板にバイアス電圧を印加しながら、上記基板の温度が20℃以上320℃以下に調整されるので、上記第2金属酸化物層の上に高密度の第2窒化チタン電極層が形成されるので、低コストで電気特性に優れた抵抗変化素子が形成される。In the method for manufacturing the resistance changing element, the step of forming the second titanium nitride electrode layer may include adjusting the temperature of the substrate to 20 ° C. or higher and 320 ° C. or lower.
According to the method for manufacturing such a resistance changing element, the temperature of the substrate is adjusted to 20 ° C. or higher and 320 ° C. or lower while applying a bias voltage to the substrate, so that the temperature of the substrate is adjusted to 20 ° C. or higher and 320 ° C. or lower. Since the second titanium nitride electrode layer having a high density is formed, a resistance changing element having excellent electrical characteristics is formed at low cost.
上記の抵抗変化素子の製造方法においては、上記混合ガスの圧力を0.1Pa以上1Pa以下に調整してもよい。
このような抵抗変化素子の製造方法によれば、上記基板にバイアス電圧を印加しながら、上記混合ガスの圧力が0.1Pa以上1Pa以下に調整され、上記第2金属酸化物層の上に高密度の第2窒化チタン電極層が形成されるので、低コストで電気特性に優れた抵抗変化素子が形成される。In the method for manufacturing the resistance changing element, the pressure of the mixed gas may be adjusted to 0.1 Pa or more and 1 Pa or less.
According to the method for manufacturing such a resistance changing element, the pressure of the mixed gas is adjusted to 0.1 Pa or more and 1 Pa or less while applying a bias voltage to the substrate, and is high on the second metal oxide layer. Since the second titanium nitride electrode layer having a high density is formed, a resistance changing element having excellent electrical characteristics is formed at low cost.
上記目的を達成するため、本発明の一形態に係る抵抗変化素子は、第1窒化チタン電極層と、第2窒化チタン電極層と、酸化物半導体層とを具備する。上記酸化物半導体層は、上記第1窒化チタン電極層と上記第2窒化チタン電極層との間に設けられる。上記酸化物半導体層は、第1抵抗率を有する第1金属酸化物層と、上記第1抵抗率とは異なる第2抵抗率を有する第2金属酸化物層とを有する。上記第2金属酸化物層は、上記第1金属酸化物層と上記第2窒化チタン電極層との間に設けられる。上記第2窒化チタン電極層は、4.8g/cm3以上5.5g/cm3以下の密度を有する。
このような抵抗変化素子の製造方法によれば、上記第2金属酸化物層の上に高密度の第2窒化チタン電極層が形成されるので、低コストで電気特性に優れた抵抗変化素子が形成される。In order to achieve the above object, the resistance changing element according to one embodiment of the present invention includes a first titanium nitride electrode layer, a second titanium nitride electrode layer, and an oxide semiconductor layer. The oxide semiconductor layer is provided between the first titanium nitride electrode layer and the second titanium nitride electrode layer. The oxide semiconductor layer has a first metal oxide layer having a first resistivity and a second metal oxide layer having a second resistivity different from the first resistivity. The second metal oxide layer is provided between the first metal oxide layer and the second titanium nitride electrode layer. The second titanium nitride electrode layer has a density of 4.8 g / cm 3 or more and 5.5 g / cm 3 or less.
According to such a method for manufacturing a resistance changing element, a high-density second titanium nitride electrode layer is formed on the second metal oxide layer, so that a resistance changing element having excellent electrical characteristics at low cost can be obtained. It is formed.
以上述べたように、本発明によれば、低コストで電気特性に優れた抵抗変化素子の製造方法及び抵抗変化素子が提供される。 As described above, according to the present invention, there is provided a method for manufacturing a resistance changing element having excellent electrical characteristics at low cost and a resistance changing element.
以下、図面を参照しながら、本発明の実施形態を説明する。各図面には、XYZ軸座標が導入される場合がある。 Hereinafter, embodiments of the present invention will be described with reference to the drawings. XYZ axis coordinates may be introduced in each drawing.
図1は、本実施形態に係る抵抗変化素子の構成を示す概略断面図である。 FIG. 1 is a schematic cross-sectional view showing the configuration of the resistance changing element according to the present embodiment.
図1に示す抵抗変化素子1は、基板2と、下部電極層3(第1窒化チタン電極層)と、酸化物半導体層4と、上部電極層5(第2窒化チタン電極層)とを具備する。 The resistance changing element 1 shown in FIG. 1 includes a substrate 2, a lower electrode layer 3 (first titanium nitride electrode layer), an oxide semiconductor layer 4, and an upper electrode layer 5 (second titanium nitride electrode layer). To do.
基板2としては、典型的にはシリコンウェーハ等の半導体基板が用いられるが、これに
限られず、ガラス基板等の絶縁性セラミックス基板が用いられてもよい。As the substrate 2, a semiconductor substrate such as a silicon wafer is typically used, but the substrate 2 is not limited to this, and an insulating ceramic substrate such as a glass substrate may be used.
酸化物半導体層4は、下部電極層3と上部電極層5との間に設けられる。酸化物半導体層4は、第1金属酸化物層41と、第2金属酸化物層42とを有する。第1金属酸化物層41及び第2金属酸化物層42は、それぞれ同種の材料で構成されているが、異種の材料で構成されてもよい。第1金属酸化物層41の抵抗率(第1抵抗率)は、第2金属酸化物層42の抵抗率(第2抵抗率)と異なる。 The oxide semiconductor layer 4 is provided between the lower electrode layer 3 and the upper electrode layer 5. The oxide semiconductor layer 4 has a first metal oxide layer 41 and a second metal oxide layer 42. The first metal oxide layer 41 and the second metal oxide layer 42 are each made of the same kind of material, but may be made of different materials. The resistivity of the first metal oxide layer 41 (first resistivity) is different from the resistivity of the second metal oxide layer 42 (second resistivity).
第1金属酸化物層41及び第2金属酸化物層42のうち、一方は、化学量論組成に近い酸化物材料(以下「化学量論組成材料」ともいう。)で構成され、他方は、酸素欠損を多数含む酸化物材料(以下「酸素欠損材料」ともいう。)で構成される。本実施形態では、第1金属酸化物層41が酸素欠損材料で構成され、第2金属酸化物層42が化学量論組成材料で構成される。 Of the first metal oxide layer 41 and the second metal oxide layer 42, one is composed of an oxide material having a stoichiometric composition (hereinafter, also referred to as “stoichiometric composition material”), and the other is composed of an oxide material having a stoichiometric composition. It is composed of an oxide material containing a large number of oxygen deficiencies (hereinafter, also referred to as "oxygen deficient material"). In the present embodiment, the first metal oxide layer 41 is composed of an oxygen-deficient material, and the second metal oxide layer 42 is composed of a stoichiometric composition material.
第1金属酸化物層41は、下部電極層3上に形成され、タンタル(Ta)及び酸素(O)を含む。例えば、第1金属酸化物層41は、本実施形態では酸化タンタル(TaOx)で形成される。第1金属酸化物層41に用いられる酸化タンタルは、第2金属酸化物層42を形成する酸化タンタルよりも酸化度が低く、その抵抗率は、例えば1Ω・cmよりも大きく、1×106Ω・cm以下である。The first metal oxide layer 41 is formed on the lower electrode layer 3 and contains tantalum (Ta) and oxygen (O). For example, the first metal oxide layer 41 is formed of tantalum oxide (TaO x ) in this embodiment. The tantalum pentoxide used for the first metal oxide layer 41 has a lower degree of oxidation than the tantalum oxide forming the second metal oxide layer 42, and its resistivity is larger than, for example, 1 Ω · cm, and is 1 × 10 6. It is Ω · cm or less.
第1金属酸化物層41を構成する材料は上記に限られず、例えば、酸化ジルコニウム(ZrOx)、酸化ハフニウム(HfOx)、酸化イットリウム(YOx)、酸化チタン(TiOx)、酸化アルミニウム(AlOx)、酸化ケイ素(SiOx)、酸化鉄(FeOx)、酸化ニッケル(NiOx)、酸化コバルト(CoOx)、酸化マンガン(MnOx)、酸化錫(SnOx)、酸化亜鉛(ZnOx)、酸化バナジウム(VOx)、酸化タングステン(WOx)、酸化銅(CuOx)、Pr(Ca,Mn)O3、LaAlO3、SrTiO3、La(Sr,Mn)O3等の二元系あるいは三元系以上の酸化物材料が用いられる。The material constituting the first metal oxide layer 41 is not limited to the above, and for example, zirconium oxide (ZrO x ), hafnium oxide (HfO x ), yttrium oxide (YO x ), titanium oxide (TiO x ), aluminum oxide ( AlO x ), silicon oxide (SiO x ), iron oxide (FeO x ), nickel oxide (NiO x ), cobalt oxide (CoO x ), manganese oxide (MnO x ), tin oxide (SnO x ), zinc oxide (ZnO) x ), vanadium oxide (VO x ), tungsten oxide (WO x ), copper oxide (CuO x ), Pr (Ca, Mn) O 3 , LaAlO 3 , SrTIO 3 , La (Sr, Mn) O 3, etc. A primordial or ternary or higher oxide material is used.
第2金属酸化物層42は、第1金属酸化物層41の上に形成され、タンタル(Ta)及び酸素(O)を含む。例えば、本実施形態では、第2金属酸化物層42は、酸化タンタル(Ta2O5)で形成される。第2金属酸化物層42に用いられる酸化タンタルは、化学量論組成あるいはそれに近い組成を有し、例えば、1×106(1E+06)Ω・cmより大きい抵抗率を有する。第2金属酸化物層42を構成する材料はこれに限られず、上述したような二元系あるいは三元系以上の酸化物材料が適用可能である。The second metal oxide layer 42 is formed on the first metal oxide layer 41 and contains tantalum (Ta) and oxygen (O). For example, in this embodiment, the second metal oxide layer 42 is formed of tantalum oxide (Ta 2 O 5 ). The tantalum oxide used in the second metal oxide layer 42 has a stoichiometric composition or a composition close to it, and has a resistivity larger than, for example, 1 × 10 6 (1E + 06) Ω · cm. The material constituting the second metal oxide layer 42 is not limited to this, and a binary system or a ternary system or higher oxide material as described above can be applied.
第1金属酸化物層41及び第2金属酸化物層42は、例えば、酸素との反応性スパッタリング法によって形成することができる。本実施形態では、酸素が導入された真空チャンバにおいて金属(Ta)ターゲットをスパッタすることで、酸化タンタルからなる金属酸化物層41,42を基板2(下部電極層3)上に順次形成する。各金属酸化物層41,42の酸化度は、真空チャンバに導入される酸素の流量(分圧)によって制御される。 The first metal oxide layer 41 and the second metal oxide layer 42 can be formed, for example, by a reactive sputtering method with oxygen. In the present embodiment, the metal (Ta) target is sputtered in a vacuum chamber into which oxygen has been introduced to sequentially form metal oxide layers 41 and 42 made of tantalum oxide on the substrate 2 (lower electrode layer 3). The degree of oxidation of each of the metal oxide layers 41 and 42 is controlled by the flow rate (partial pressure) of oxygen introduced into the vacuum chamber.
第2金属酸化物層42は、第1金属酸化物層41よりも酸化度が高いため、第2金属酸化物層42の抵抗率は、第1金属酸化物層41の抵抗率よりも高い。ここで、上部電極層5に負電圧、下部電極層3に正電圧を印加すると、高抵抗(高酸素密度)である第2金属酸化物層42中の酸素イオン(O2−)が低抵抗である第1金属酸化物層41中に拡散し、第2金属酸化物層42の抵抗が低下する。この状態が低抵抗状態である。Since the second metal oxide layer 42 has a higher degree of oxidation than the first metal oxide layer 41, the resistivity of the second metal oxide layer 42 is higher than the resistivity of the first metal oxide layer 41. Here, when a negative voltage is applied to the upper electrode layer 5 and a positive voltage is applied to the lower electrode layer 3, oxygen ions (O 2- ) in the second metal oxide layer 42 having high resistance (high oxygen density) have low resistance. It diffuses into the first metal oxide layer 41, and the resistance of the second metal oxide layer 42 decreases. This state is a low resistance state.
一方、低抵抗状態から、下部電極層3と上部電極層5とに印加した電圧を反転させて、下部電極層3に負電圧、上部電極層5に正電圧を印加すると、第1金属酸化物層41から第2金属酸化物層42へ酸素イオンが拡散し、再び第2金属酸化物層42の酸化度が高まり、抵抗が高くなる。この状態が高抵抗状態である。 On the other hand, when the voltage applied to the lower electrode layer 3 and the upper electrode layer 5 is inverted from the low resistance state and a negative voltage is applied to the lower electrode layer 3 and a positive voltage is applied to the upper electrode layer 5, the first metal oxide is applied. Oxygen ions diffuse from the layer 41 to the second metal oxide layer 42, the degree of oxidation of the second metal oxide layer 42 increases again, and the resistance increases. This state is a high resistance state.
上述のように、酸化物半導体層4は、下部電極層3と上部電極層5との間の電圧を制御することにより、低抵抗状態と高抵抗状態とを可逆的にスイッチングする。さらに、低抵抗状態及び高抵抗状態は、電圧が印加されていなくても保持されるため、高抵抗状態でデータの書き込み、低抵抗状態でデータの読出しというように、抵抗変化素子1は不揮発性メモリ素子として利用可能となる。 As described above, the oxide semiconductor layer 4 reversibly switches between the low resistance state and the high resistance state by controlling the voltage between the lower electrode layer 3 and the upper electrode layer 5. Further, since the low resistance state and the high resistance state are maintained even when no voltage is applied, the resistance changing element 1 is non-volatile, such as writing data in the high resistance state and reading data in the low resistance state. It can be used as a memory element.
抵抗変化素子の上部電極層及び下部電極層には、耐腐食性が高く良導電性を有することからPt等の貴金属が材料に用いられることがある。しかしながら、Pt等の貴金属は高価であり、またエッチング等の微細加工も難しく大量生産には向いていない。このため、抵抗変化素子のコストを下げ生産性を向上させるためには、低コストで電気特性が良好な電極層が必要となる。 A noble metal such as Pt may be used as a material for the upper electrode layer and the lower electrode layer of the resistance changing element because they have high corrosion resistance and good conductivity. However, precious metals such as Pt are expensive, and microfabrication such as etching is difficult, so that they are not suitable for mass production. Therefore, in order to reduce the cost of the resistance changing element and improve the productivity, an electrode layer having a low cost and good electrical characteristics is required.
一方、TiNは、Pt等の貴金属に比べて安価である。さらに、TiNは、エッチング等の微細加工も可能であり、大量生産に向いている。しかしながら、酸化物半導体層4は、酸素を含むため、電極層として貴金属以外の金属を用いた場合、電極層に酸化物半導体層4の酸素が拡散する場合がある。 On the other hand, TiN is cheaper than precious metals such as Pt. Further, TiN can be finely processed such as etching, and is suitable for mass production. However, since the oxide semiconductor layer 4 contains oxygen, when a metal other than the noble metal is used as the electrode layer, the oxygen of the oxide semiconductor layer 4 may diffuse into the electrode layer.
図2は、比較例に係る抵抗変化素子において、上部電極層及び下部電極層にTiNを用いた場合の電流−電圧特性のグラフ図である。図2には、抵抗変化素子に書き込みと消去とを行ったときの電流−電圧曲線が示されている。 FIG. 2 is a graph of current-voltage characteristics when TiN is used for the upper electrode layer and the lower electrode layer in the resistance changing element according to the comparative example. FIG. 2 shows a current-voltage curve when writing and erasing the resistance changing element.
ここで、図2の横軸は、上部電極層5に印加される電圧が示され、縦軸は、上部電極層5と下部電極層3との間に流れる電流値が示されている。電流値が低いことは、酸化物半導体層が高抵抗状態にあることを意味し、電流値が高いことは、酸化物半導体層が低抵抗状態にあることを意味する。 Here, the horizontal axis of FIG. 2 shows the voltage applied to the upper electrode layer 5, and the vertical axis shows the current value flowing between the upper electrode layer 5 and the lower electrode layer 3. A low current value means that the oxide semiconductor layer is in a high resistance state, and a high current value means that the oxide semiconductor layer is in a low resistance state.
TiNを上部電極層としてスパッタリング法により成膜したところ、窒素プラズマによりTiN上部電極層と酸化物半導体層との界面に、絶縁性の高い膜(TiNO膜)が形成されることが分かっている。このような絶縁性の高い膜が形成される要因の一つとして、TiN上部電極層の密度が充分に高くない場合に、TiN上部電極層の粒界に酸素拡散がおきやすくなっていると考えられる。ここで、比較例では、スパッタリング中に基板2にバイアス電圧を印加せずに、TiN上部電極層を形成している。 When a film was formed using TiN as an upper electrode layer by a sputtering method, it is known that a highly insulating film (TiNO film) is formed at the interface between the TiN upper electrode layer and the oxide semiconductor layer by nitrogen plasma. It is considered that one of the factors for forming such a highly insulating film is that oxygen diffusion is likely to occur at the grain boundaries of the TiN upper electrode layer when the density of the TiN upper electrode layer is not sufficiently high. Be done. Here, in the comparative example, the TiN upper electrode layer is formed without applying a bias voltage to the substrate 2 during sputtering.
このような絶縁性の高い膜が形成された場合、抵抗変化素子として使用するには、高いスイッチング動作電圧を酸化物半導体層に印加し、絶縁破壊に類似する現象を生じさせる素子初期化処理(フォーミング)が必要となる。フォーミングによりフィラメントと呼ばれる電流パスが酸化物半導体層に生成することで、酸化物半導体層のスイッチ動作を発現させるものと考えられている。 When such a highly insulating film is formed, in order to use it as a resistance changing element, a high switching operating voltage is applied to the oxide semiconductor layer to cause an element initialization process (which causes a phenomenon similar to dielectric breakdown). Forming) is required. It is considered that the switch operation of the oxide semiconductor layer is expressed by generating a current path called a filament in the oxide semiconductor layer by forming.
しかし、絶縁性の高い膜が酸化物半導体層中に形成された場合、フォーミングによってフィラメントの大きさ、位置を適切に制御することができなくなるため、フォーミング電圧が高くなる場合がある。さらに、高いフォーミング電圧によって形成されたフィラメントは太くなる傾向があり、フォーミング動作後、酸化物半導体層の抵抗が低くなり、抵抗変化素子のオン・オフ比が良好にならない場合がある。例えば、図2の例では、初期状態(高抵抗状態)の酸化物半導体層にフォーミングを行ったときのフォーミング電圧が約2.5Vになっている。 However, when a film having high insulating properties is formed in the oxide semiconductor layer, the size and position of the filament cannot be appropriately controlled by forming, so that the forming voltage may increase. Further, the filament formed by the high forming voltage tends to be thick, and after the forming operation, the resistance of the oxide semiconductor layer becomes low, and the on / off ratio of the resistance changing element may not be good. For example, in the example of FIG. 2, the forming voltage when forming the oxide semiconductor layer in the initial state (high resistance state) is about 2.5V.
一方、TiN上部電極層の密度が高くなれば、TiN上部電極層の粒界が減少または粒界が狭くなり、酸化物半導体層からTiN上部電極層への酸素拡散がおきにくくなると考えられる。そこで本発明者らは、TiN上部電極層の密度を制御することにより、酸化物半導体層中の酸素がTiN上部電極層中に拡散し難い上部電極層5を見出した。 On the other hand, if the density of the TiN upper electrode layer is increased, the grain boundaries of the TiN upper electrode layer are reduced or the grain boundaries are narrowed, and it is considered that oxygen diffusion from the oxide semiconductor layer to the TiN upper electrode layer is less likely to occur. Therefore, the present inventors have found an upper electrode layer 5 in which oxygen in the oxide semiconductor layer is less likely to diffuse into the TiN upper electrode layer by controlling the density of the TiN upper electrode layer.
密度の高いTiN上部電極層を形成する方法としては、例えば、基板2にバイアス電圧を印加しながら、RFスパッタリング法又はパルスDCスパッタリング法により形成する方法があげられる。各スパッタリング法におけるターゲットには、チタン(Ti)ターゲットが用いられ、反応性スパッタリング法により、第2金属酸化物層42上にTiN上部電極層が形成される。反応ガスとしては、窒素(N2)、または窒素(N2)とアルゴン(Ar)等と混合ガスがあげられる。TiN上部電極層を形成する方法の詳細については、後述する抵抗変化素子1の製造方法とともに説明する。Examples of the method of forming the high-density TiN upper electrode layer include a method of forming by an RF sputtering method or a pulse DC sputtering method while applying a bias voltage to the substrate 2. A titanium (Ti) target is used as the target in each sputtering method, and a TiN upper electrode layer is formed on the second metal oxide layer 42 by the reactive sputtering method. Examples of the reaction gas include nitrogen (N 2 ) or a mixed gas of nitrogen (N 2 ) and argon (Ar). The details of the method of forming the TiN upper electrode layer will be described together with the method of manufacturing the resistance changing element 1 described later.
以上の方法で形成されたTiN上部電極層の密度は、4.8g/cm3以上5.5g/cm3以下と、比較的高くなる。例えば、TiN上部電極層の密度が4.8g/cm3よりも小さくなると、TiN上部電極層の粒界に第2金属酸化物層42から酸素が拡散しやすくなり、TiN上部電極層と酸化物半導体層との界面に、絶縁性の高い膜(TiNO膜)が形成されるので好ましくない。The density of the TiN upper electrode layer formed by the above method is relatively high, 4.8 g / cm 3 or more and 5.5 g / cm 3 or less. For example, when the density of the TiN upper electrode layer is smaller than 4.8 g / cm 3 , oxygen is easily diffused from the second metal oxide layer 42 to the grain boundaries of the TiN upper electrode layer, and the TiN upper electrode layer and the oxide A highly insulating film (TiNO film) is formed at the interface with the semiconductor layer, which is not preferable.
図3は、本実施形態に係る抵抗変化素子の電流−電圧特性のグラフ図である。 FIG. 3 is a graph of the current-voltage characteristics of the resistance changing element according to the present embodiment.
図3に示すように、本実施形態に係る抵抗変化素子1では、フォーミング電圧が比較例に比べて抑えられ、約1.5Vになっている。さらに、本実施形態に係る抵抗変化素子では、オン・オフ比も比較例に比べて良好になっている。 As shown in FIG. 3, in the resistance changing element 1 according to the present embodiment, the forming voltage is suppressed as compared with the comparative example, and is about 1.5V. Further, in the resistance changing element according to the present embodiment, the on / off ratio is also better than that of the comparative example.
このように、本実施形態に係る抵抗変化素子1によれば、上部電極層5がTiNにより構成されているため、上部電極層がPt等の貴金属材料で構成されている場合と比べて、コストの低減を図ることができる。さらに、上部電極層5であるTiN上部電極層の密度は高く、上部電極層5は酸化物半導体層4中の酸素を透過及び吸収し難くなり、酸化物半導体層4中の酸素の引き抜きが抑制される。これにより、酸化物半導体層4の低抵抗化を防ぐことが可能となる。この結果、抵抗変化素子のスイッチング特性が向上する。 As described above, according to the resistance changing element 1 according to the present embodiment, since the upper electrode layer 5 is made of TiN, the cost is compared with the case where the upper electrode layer is made of a precious metal material such as Pt. Can be reduced. Further, the density of the TiN upper electrode layer, which is the upper electrode layer 5, is high, and it becomes difficult for the upper electrode layer 5 to permeate and absorb oxygen in the oxide semiconductor layer 4, and the extraction of oxygen in the oxide semiconductor layer 4 is suppressed. Will be done. This makes it possible to prevent the oxide semiconductor layer 4 from having a low resistance. As a result, the switching characteristics of the resistance changing element are improved.
抵抗変化素子1の製造方法について説明する。 A method of manufacturing the resistance changing element 1 will be described.
まず、ウェーハ状の基板2上に下部電極層3(第1窒化チタン電極層)が形成される。下部電極層3は、後述する上部電極層5(第2窒化チタン電極層)と同じ条件で形成される。下部電極層3の密度は、例えば、上部電極層5の密度と同じである。これにより、下部電極層3と酸化物半導体層4との界面にもTiNOが形成されにくくなり、良好な電気特性が得られる。上部電極層5の厚みは、特に限定されず、例えば50nmである。 First, the lower electrode layer 3 (first titanium nitride electrode layer) is formed on the wafer-shaped substrate 2. The lower electrode layer 3 is formed under the same conditions as the upper electrode layer 5 (second titanium nitride electrode layer) described later. The density of the lower electrode layer 3 is, for example, the same as the density of the upper electrode layer 5. As a result, TiNO is less likely to be formed at the interface between the lower electrode layer 3 and the oxide semiconductor layer 4, and good electrical characteristics can be obtained. The thickness of the upper electrode layer 5 is not particularly limited, and is, for example, 50 nm.
下部電極層3においては、粒界が制御されるとともに、平坦であることが好ましい。これにより、下部電極層3の上層がより平坦になる。下部電極層3をより平坦に形成するには、例えば、基板2の温度を室温または室温近傍の温度に制御しながら、下部電極層3を形成する。 In the lower electrode layer 3, the grain boundaries are controlled and it is preferable that the lower electrode layer 3 is flat. As a result, the upper layer of the lower electrode layer 3 becomes flatter. To form the lower electrode layer 3 more flatly, for example, the lower electrode layer 3 is formed while controlling the temperature of the substrate 2 to room temperature or a temperature close to room temperature.
次に、下部電極層3の上に酸化物半導体層4が形成される。 Next, the oxide semiconductor layer 4 is formed on the lower electrode layer 3.
まず、第1金属酸化物層41として、化学量論組成より酸素量が少ないタンタル酸化物層が例えば真空蒸着法、スパッタ法、CVD法、ALD法などにより形成される。酸化物半導体層4の厚みは、特に限定されず、例えば20nmである。本実施形態では、酸素との反応性スパッタリングによって、第1金属酸化物層41が形成される。 First, as the first metal oxide layer 41, a tantalum oxide layer having a smaller amount of oxygen than the stoichiometric composition is formed by, for example, a vacuum deposition method, a sputtering method, a CVD method, an ALD method, or the like. The thickness of the oxide semiconductor layer 4 is not particularly limited, and is, for example, 20 nm. In the present embodiment, the first metal oxide layer 41 is formed by reactive sputtering with oxygen.
続いて、第1金属酸化物層41の上に第2金属酸化物層42が形成される。本実施形態では、第2金属酸化物層42として、化学量論組成あるいはそれに近い酸素組成比のタンタル酸化物層が成膜される。第2金属酸化物層42の厚みは、特に限定されず、例えば3nm以上11nm以下である。成膜方法は、特に限定されず、例えば、真空蒸着法、スパッタ法、CVD法、ALD法などにより作製する。本実施形態では、酸素との反応性スパッタリングによって、第2金属酸化物層42が形成される。 Subsequently, the second metal oxide layer 42 is formed on the first metal oxide layer 41. In the present embodiment, as the second metal oxide layer 42, a tantalum oxide layer having a stoichiometric composition or an oxygen composition ratio close to that is formed. The thickness of the second metal oxide layer 42 is not particularly limited, and is, for example, 3 nm or more and 11 nm or less. The film forming method is not particularly limited, and is produced by, for example, a vacuum deposition method, a sputtering method, a CVD method, an ALD method, or the like. In this embodiment, the second metal oxide layer 42 is formed by reactive sputtering with oxygen.
次に、酸化物半導体層4の上に上部電極層5が形成される。本実施形態では、上部電極層5としてTiN上部電極層がRFスパッタリングまたはパルスDCスパッタリングにより成膜される。TiN上部電極層の厚みは特に限定されず、例えば50nmである。 Next, the upper electrode layer 5 is formed on the oxide semiconductor layer 4. In the present embodiment, the TiN upper electrode layer is formed as the upper electrode layer 5 by RF sputtering or pulse DC sputtering. The thickness of the TiN upper electrode layer is not particularly limited, and is, for example, 50 nm.
RFスパッタリングの条件は、特に限定されず、例えば、以下の条件で実施される。
ガス流量:50[sccm]
チタンターゲット投入電力:2[W/cm2]
RF周波数:13.56[MHz]The conditions for RF sputtering are not particularly limited, and are carried out under the following conditions, for example.
Gas flow rate: 50 [sccm]
Titanium target input power: 2 [W / cm 2 ]
RF frequency: 13.56 [MHz]
パルスDCスパッタリングの条件は、特に限定されず、例えば、以下の条件で実施される。
ガス流量:50[sccm]
チタンターゲット投入電力:2[W/cm2]
パルスDC周波数:20[kHz]The conditions for pulse DC sputtering are not particularly limited, and are carried out under the following conditions, for example.
Gas flow rate: 50 [sccm]
Titanium target input power: 2 [W / cm 2 ]
Pulse DC frequency: 20 [kHz]
上記各スパッタ法において、基板2として、直径300mmのシリコンウェーハを用い、RFバイアス電力を0.03W/cm2以上0.62W/cm2以下、混合ガス流量に対する窒素ガス流量の割合を10%以上100%以下、基板温度を20℃以上320℃以下、成膜圧力を0.1Pa以上1Pa以下に制御することで、TiN上部電極層の密度が4.8g/cm3以上5.5g/cm3以下に調整される。これにより、良好なスイッチング特性を有する抵抗変化素子1が製造される。In each sputtering, as the substrate 2, a silicon wafer having a diameter of 300 mm, the RF bias power 0.03 W / cm 2 or more 0.62 W / cm 2 or less, the ratio of the nitrogen gas flow rate to the flow rate of the mixed gas of 10% or more By controlling the substrate temperature to 100% or less, the substrate temperature to 20 ° C. or more and 320 ° C. or less, and the film formation pressure to 0.1 Pa or more and 1 Pa or less, the density of the TiN upper electrode layer is 4.8 g / cm 3 or more and 5.5 g / cm 3 It is adjusted as follows. As a result, the resistance changing element 1 having good switching characteristics is manufactured.
例えば、図4は、RFバイアス電力と窒化チタン電極層の密度との関係を示すグラフ図である。ここで、混合ガス流量に対する窒素ガス流量の割合は、26%であり、基板温度は、20℃であり、成膜圧力は、0.27Paである。 For example, FIG. 4 is a graph showing the relationship between the RF bias power and the density of the titanium nitride electrode layer. Here, the ratio of the nitrogen gas flow rate to the mixed gas flow rate is 26%, the substrate temperature is 20 ° C., and the film formation pressure is 0.27 Pa.
図4の例では、RFバイアス電力として、20W(0.03W/cm2)印加すると、窒化チタン電極層の密度が4.8g/cm3以上になる。そして、RFバイアス電力をさらに上昇させると、窒化チタン電極層の密度が徐々に上昇し、密度が5.4g/cm3程度になる。これにより、RFバイアス電力は、0.03W/cm2以上0.62W/cm2以下の範囲で制御することが好ましく、第2金属酸化物層は3nm以上11nm以下の範囲に設定することが好ましい。In the example of FIG. 4, when 20 W (0.03 W / cm 2 ) is applied as the RF bias power, the density of the titanium nitride electrode layer becomes 4.8 g / cm 3 or more. Then, when the RF bias power is further increased, the density of the titanium nitride electrode layer gradually increases, and the density becomes about 5.4 g / cm 3 . Thus, RF bias power is preferably controlled by the 0.03 W / cm 2 or more 0.62 W / cm 2 or less in the range, it is preferable that the second metal oxide layer is set to 11nm or less in the range of 3nm ..
また、図5は、混合ガス流量に対する窒素ガス流量の割合と窒化チタン電極層の密度との関係を示すグラフ図である。ここで、基板温度は、20℃であり、成膜圧力は、0.27Paである。 Further, FIG. 5 is a graph showing the relationship between the ratio of the nitrogen gas flow rate to the mixed gas flow rate and the density of the titanium nitride electrode layer. Here, the substrate temperature is 20 ° C., and the film formation pressure is 0.27 Pa.
図5の例では、混合ガス流量に対する窒素ガス流量の割合を10%以上100%以下で制御することにより、窒化チタン電極層の密度が4.8g/cm3以上5.5g/cm3以下に調整されている。これにより、混合ガス流量に対する窒素ガス流量の割合は、10%以上100%以下で制御することが好ましい。特に、混合ガス流量に対する窒素ガス流量の割合が26%で、窒化チタン電極層の密度が極大になっている。In the example of FIG. 5, by controlling the ratio of the nitrogen gas flow rate to the mixed gas flow rate at 10% or more and 100% or less, the density of the titanium nitride electrode layer is 4.8 g / cm 3 or more and 5.5 g / cm 3 or less. It has been adjusted. As a result, the ratio of the nitrogen gas flow rate to the mixed gas flow rate is preferably controlled to be 10% or more and 100% or less. In particular, the ratio of the nitrogen gas flow rate to the mixed gas flow rate is 26%, and the density of the titanium nitride electrode layer is maximized.
また、図6は、基板温度と窒化チタン電極層の密度との関係を示すグラフ図である。ここで、混合ガス流量に対する窒素ガス流量の割合は、26%であり、成膜圧力は、0.27Paである。 Further, FIG. 6 is a graph showing the relationship between the substrate temperature and the density of the titanium nitride electrode layer. Here, the ratio of the nitrogen gas flow rate to the mixed gas flow rate is 26%, and the film formation pressure is 0.27 Pa.
図6の例では、基板温度を20℃以上320℃以下に制御することにより、窒化チタン電極層の密度が4.8g/cm3以上5.5g/cm3以下に調整される。これにより、基板温度は、20℃以上320℃以下に制御することが好ましい。但し、基板温度が275℃を超えると、窒化チタン電極層の表面が粗くなる傾向あり、基板温度は、20℃以上275℃以下であることが好ましい。In the example of FIG. 6, by controlling the substrate temperature to 20 ° C. or higher 320 ° C. or less, the density of the titanium nitride electrode layer is adjusted to 4.8 g / cm 3 or more 5.5 g / cm 3 or less. Thereby, the substrate temperature is preferably controlled to 20 ° C. or higher and 320 ° C. or lower. However, when the substrate temperature exceeds 275 ° C., the surface of the titanium nitride electrode layer tends to be rough, and the substrate temperature is preferably 20 ° C. or higher and 275 ° C. or lower.
図7は、第2金属酸化物層の膜厚と、上部電極層としてTiNを形成する際のRFバイアス電力との電気特性の相関を示す表図である。 FIG. 7 is a chart showing the correlation between the thickness of the second metal oxide layer and the electrical characteristics of the RF bias power when forming TiN as the upper electrode layer.
ここで、◎は、スイッチングが良好且つフォーミング電圧がほぼ不要であったもの、○は、スイッチング及びフォーミング電圧とも良好であったもの、△は、スイッチングが良好であったもの、×は、スイッチング不良であったものを示す。 Here, ⊚ indicates that switching was good and the forming voltage was almost unnecessary, ◯ indicates that both switching and forming voltage were good, Δ indicates that switching was good, and × indicates that switching was defective. Shows what was.
つまり、第2金属酸化物層42の膜厚が3nm以上11nm以下であった場合に、基板バイアス値が0.03W/cm2以上0.62W/cm2以下であれば、スイッチング及びフォーミング電圧とも良好な特性を得ることができた。さらに、第2金属酸化物層42の膜厚が5nm以上11nm以下であった場合に、基板バイアス値が0.43W/cm2以上0.62W/cm2以下であれば、ほぼフォーミングを不要とすることができた。That is, when the thickness of the second metal oxide layer 42 was 3nm or more 11nm or less, if 0.03 W / cm 2 or more 0.62 W / cm 2 or less is the substrate bias value, switching and forming voltage both Good characteristics could be obtained. Further, when the film thickness of the second metal oxide layer 42 is 5 nm or more and 11 nm or less and the substrate bias value is 0.43 W / cm 2 or more and 0.62 W / cm 2 or less, almost no forming is required. We were able to.
これは、TiN上部電極層の密度が高くなれば、TiN上部電極層の粒界が減少または粒界が狭くなり、酸化物半導体層からTiN上部電極層への酸素拡散がおきにくくなったこととともに、所定の基板バイアスによるイオンボンバーメントにより第2金属酸化物層42に生成された欠陥によってフィラメントが形成され、フォーミングが不要になったことが推察される。 This is because when the density of the TiN upper electrode layer is increased, the grain boundary of the TiN upper electrode layer is reduced or the grain boundary is narrowed, and oxygen diffusion from the oxide semiconductor layer to the TiN upper electrode layer is less likely to occur. It is presumed that filaments were formed by the defects generated in the second metal oxide layer 42 by the ion bomberment due to the predetermined substrate bias, and the forming became unnecessary.
ウェーハ状の基板2に形成された抵抗変化素子1は、所定の素子サイズに形成される。各層のパターニングには、リソグラフィ及びドライエッチング技術が用いられてもよいし、リソグラフィ及びウェットエッチング技術が用いられてもよいし、レジストマスク等を介して各層の成膜が行われてもよい。エッチング技術を用いる場合、下部配線層と上部配線層との間の層間絶縁膜に、当該抵抗変化素子1が作り込まれてもよい。また、上部電極層5は、高密度に形成されているため、抵抗変化素子の製造プロセスでは、上部電極層5をマスクにも適用できる。 The resistance changing element 1 formed on the wafer-shaped substrate 2 is formed to have a predetermined element size. Lithography and dry etching techniques may be used for patterning of each layer, lithography and wet etching techniques may be used, and each layer may be formed via a resist mask or the like. When the etching technique is used, the resistance changing element 1 may be built in the interlayer insulating film between the lower wiring layer and the upper wiring layer. Further, since the upper electrode layer 5 is formed at a high density, the upper electrode layer 5 can also be applied to a mask in the manufacturing process of the resistance changing element.
上記製造方法によれば、上部電極層5と第2金属酸化物層42との界面に絶縁性の高い膜が形成されないため、フォーミングに必要な電圧を下げることができるか、もしくはフォーミングが不要となる。これにより、素子の動作電流上昇を防ぐことが可能となる。また、上部電極層5が、酸素を透過及び吸収し難いため、酸化物半導体層4中の酸素の引き抜きが抑制され、酸化物半導体層4の低抵抗化を防ぐことが可能となる。従って、電極層に貴金属を用いた場合と比べてコストが低く、良好なスイッチング特性を有する抵抗変化素子を製造することが可能となる。 According to the above manufacturing method, since a highly insulating film is not formed at the interface between the upper electrode layer 5 and the second metal oxide layer 42, the voltage required for forming can be lowered, or forming is unnecessary. Become. This makes it possible to prevent an increase in the operating current of the element. Further, since the upper electrode layer 5 is difficult to permeate and absorb oxygen, the extraction of oxygen in the oxide semiconductor layer 4 is suppressed, and the resistance of the oxide semiconductor layer 4 can be prevented from being lowered. Therefore, the cost is low as compared with the case where a noble metal is used for the electrode layer, and it is possible to manufacture a resistance changing element having good switching characteristics.
なお、上部電極層5の材料として、DLC(ダイヤモンド状炭素)を用いる方法がある。本実施形態では、上部電極層5としてTiNを用いることにより、DLCに比べて、発塵が抑制され、さらに低抵抗の上部電極層が形成される。 There is a method of using DLC (diamond-like carbon) as the material of the upper electrode layer 5. In the present embodiment, by using TiN as the upper electrode layer 5, dust generation is suppressed as compared with DLC, and a lower resistance upper electrode layer is formed.
以上、本発明の実施形態について説明したが、本発明は上述の実施形態にのみ限定されるものではなく種々変更を加え得ることは勿論である。 Although the embodiments of the present invention have been described above, the present invention is not limited to the above-described embodiments, and it goes without saying that various modifications can be made.
1…抵抗変化素子
2…基板
3…下部電極層
4…酸化物半導体層
41…第1金属酸化物層
42…第2金属酸化物層
5…上部電極1 ... Resistance changing element 2 ... Substrate 3 ... Lower electrode layer 4 ... Oxide semiconductor layer 41 ... First metal oxide layer 42 ... Second metal oxide layer 5 ... Upper electrode
Claims (6)
前記第1窒化チタン電極層の上に、第1抵抗率を有する第1金属酸化物層を形成し、
前記第1金属酸化物層の上に、前記第1抵抗率とは異なる第2抵抗率を有する第2金属酸化物層を形成し、
前記基板に0.43W/cm 2 以上0.62W/cm 2 以下のバイアス電力を印加しながら、前記第2金属酸化物層の上に第2窒化チタン電極層をスパッタリング法によって形成する
抵抗変化素子の製造方法。 A first titanium nitride electrode layer is formed on the substrate,
A first metal oxide layer having a first resistivity is formed on the first titanium nitride electrode layer.
A second metal oxide layer having a second resistivity different from the first resistivity is formed on the first metal oxide layer.
While applying a 0.43 W / cm 2 or more 0.62 W / cm 2 or less bias power to the substrate, the resistance change of forming by sputtering the second titanium nitride electrode layer over the second metal oxide layer Method of manufacturing the element.
前記第2金属酸化物層を形成する工程は、前記第2金属酸化物層を酸化タンタルで形成し、前記第2金属酸化物層を5nm以上11nm以下の膜厚で形成する工程を含む
抵抗変化素子の製造方法。 The method for manufacturing a resistance changing element according to claim 1 .
The step of forming the second metal oxide layer includes a step of forming the second metal oxide layer with tantalum oxide and forming the second metal oxide layer with a film thickness of 5 nm or more and 11 nm or less. Manufacturing method of changing element.
前記第2窒化チタン電極層を形成する工程は、スパッタリングガスとして希ガスと窒素ガスとの混合ガスを用い、前記混合ガスの全流量に対する前記窒素ガスの流量は、10%以上100%以下であることを含む
抵抗変化素子の製造方法。 The method for manufacturing a resistance changing element according to claim 1 or 2 .
In the step of forming the second titanium nitride electrode layer, a mixed gas of a rare gas and a nitrogen gas is used as the sputtering gas, and the flow rate of the nitrogen gas with respect to the total flow rate of the mixed gas is 10% or more and 100% or less. A method of manufacturing a resistance changing element including the above.
前記第2窒化チタン電極層を形成する工程は、前記基板の温度を20℃以上320℃以下に調整することを含む
抵抗変化素子の製造方法。 The method for manufacturing a resistance changing element according to any one of claims 1 to 3 .
The step of forming the second titanium nitride electrode layer is a method for manufacturing a resistance changing element, which comprises adjusting the temperature of the substrate to 20 ° C. or higher and 320 ° C. or lower.
前記混合ガスの圧力を0.1Pa以上1Pa以下に調整することを含む
抵抗変化素子の製造方法。 The method for manufacturing a resistance changing element according to claim 3 .
A method for manufacturing a resistance changing element, which comprises adjusting the pressure of the mixed gas to 0.1 Pa or more and 1 Pa or less.
第2窒化チタン電極層と、
前記第1窒化チタン電極層と前記第2窒化チタン電極層との間に設けられ、第1抵抗率を有する第1金属酸化物層と、前記第1金属酸化物層と前記第2窒化チタン電極層との間に設けられ、前記第1抵抗率とは異なる第2抵抗率を有する第2金属酸化物層とを有する酸化物半導体層と
を具備し、
前記第2金属酸化物層は、膜厚が5nm以上11nm以下の酸化タンタルであり、
前記第2窒化チタン電極層は、4.8g/cm3以上5.5g/cm3以下の密度を有する抵抗変化素子。 The first titanium nitride electrode layer and
The second titanium nitride electrode layer and
A first metal oxide layer provided between the first titanium nitride electrode layer and the second titanium nitride electrode layer and having a first resistivity, the first metal oxide layer and the second titanium nitride electrode. It is provided with an oxide semiconductor layer provided between the layers and having a second metal oxide layer having a second resistivity different from the first resistivity.
The second metal oxide layer is tantalum oxide having a film thickness of 5 nm or more and 11 nm or less.
The second titanium nitride electrode layer is a resistance changing element having a density of 4.8 g / cm 3 or more and 5.5 g / cm 3 or less.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017082101 | 2017-04-18 | ||
JP2017082101 | 2017-04-18 | ||
PCT/JP2018/009978 WO2018193759A1 (en) | 2017-04-18 | 2018-03-14 | Method for producing variable resistance element, and variable resistance element |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2018193759A1 JPWO2018193759A1 (en) | 2019-11-07 |
JP6825085B2 true JP6825085B2 (en) | 2021-02-03 |
Family
ID=63856699
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019513269A Active JP6825085B2 (en) | 2017-04-18 | 2018-03-14 | Manufacturing method of resistance changing element and resistance changing element |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP6825085B2 (en) |
KR (1) | KR102228548B1 (en) |
CN (1) | CN110537255A (en) |
TW (1) | TWI775833B (en) |
WO (1) | WO2018193759A1 (en) |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008177469A (en) * | 2007-01-22 | 2008-07-31 | Fujitsu Ltd | Resistance change element and resistance change element manufacturing method |
JP5390631B2 (en) * | 2009-10-27 | 2014-01-15 | キヤノンアネルバ株式会社 | Nonvolatile memory element and manufacturing method thereof |
JP2012059995A (en) * | 2010-09-10 | 2012-03-22 | Toshiba Corp | Semiconductor device and method of manufacturing the same |
JP5390715B2 (en) * | 2010-12-01 | 2014-01-15 | キヤノンアネルバ株式会社 | Nonvolatile memory element and manufacturing method thereof |
JP6180700B2 (en) * | 2011-09-09 | 2017-08-16 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
US8981333B2 (en) * | 2011-10-12 | 2015-03-17 | Panasonic Intellectual Property Management, Co., Ltd. | Nonvolatile semiconductor memory device and method of manufacturing the same |
JP2013207130A (en) * | 2012-03-29 | 2013-10-07 | Ulvac Japan Ltd | Resistance change element and method for manufacturing the same |
KR20140068162A (en) * | 2012-09-05 | 2014-06-05 | 가부시키가이샤 아루박 | Resistance changing element and manufacturing method thereof |
JP2015065240A (en) * | 2013-09-24 | 2015-04-09 | 日本電気株式会社 | Current control element and method for manufacturing the same |
KR101815799B1 (en) * | 2014-02-24 | 2018-01-05 | 가부시키가이샤 아루박 | Variable-resistance element and method for producing same |
-
2018
- 2018-03-14 JP JP2019513269A patent/JP6825085B2/en active Active
- 2018-03-14 KR KR1020197033330A patent/KR102228548B1/en active IP Right Grant
- 2018-03-14 CN CN201880025658.4A patent/CN110537255A/en active Pending
- 2018-03-14 WO PCT/JP2018/009978 patent/WO2018193759A1/en active Application Filing
- 2018-04-11 TW TW107112406A patent/TWI775833B/en active
Also Published As
Publication number | Publication date |
---|---|
KR102228548B1 (en) | 2021-03-16 |
WO2018193759A1 (en) | 2018-10-25 |
CN110537255A (en) | 2019-12-03 |
TWI775833B (en) | 2022-09-01 |
TW201842554A (en) | 2018-12-01 |
JPWO2018193759A1 (en) | 2019-11-07 |
KR20190137875A (en) | 2019-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI491033B (en) | Method for fabricating resistive memory device | |
CN102449763B (en) | Nonvolatile memory element and method for manufacturing same | |
US9281477B2 (en) | Resistance change element and method for producing the same | |
TW201143081A (en) | Memory element and memory device | |
JP5390631B2 (en) | Nonvolatile memory element and manufacturing method thereof | |
US9543516B2 (en) | Method for forming a doped metal oxide for use in resistive switching memory elements | |
TW201241922A (en) | Nonvolatile memory element and method for manufacturing method same | |
US20120112153A1 (en) | Nonvolatile memory device and method of manufacturing the same | |
CN108475727A (en) | Memristor device and the method for manufacturing memristor device | |
TWI508341B (en) | Resistive random access memory and method of fabricating the same | |
JP2016131216A (en) | Resistance variable element and manufacturing method thereof | |
KR20060083368A (en) | Nonvolatile Memory Device and Manufacturing Method Using Changed Resistance of Oxide Film | |
KR101382835B1 (en) | Resistive random access memory device and method of manufacturing the same | |
JP2017034223A (en) | Resistance change type memory | |
TWI637485B (en) | Resistance change device and manufacturing method of resistance change device | |
US9142773B2 (en) | Variable resistance nonvolatile memory element and method of manufacturing the same | |
JP6825085B2 (en) | Manufacturing method of resistance changing element and resistance changing element | |
CN112909159A (en) | Resistive random access memory | |
TWI600150B (en) | Memory structure and manufacturing method for the same | |
JP2013207131A (en) | Resistance change element and manufacturing method for the same | |
TWI483394B (en) | A resistive random access memory and its fabrication method | |
KR20110020886A (en) | Method of manufacturing resistive memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190522 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200630 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200819 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210105 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210113 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6825085 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |