JP5732493B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP5732493B2 JP5732493B2 JP2013156482A JP2013156482A JP5732493B2 JP 5732493 B2 JP5732493 B2 JP 5732493B2 JP 2013156482 A JP2013156482 A JP 2013156482A JP 2013156482 A JP2013156482 A JP 2013156482A JP 5732493 B2 JP5732493 B2 JP 5732493B2
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- bonding pad
- region
- protective film
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4845—Details of ball bonds
- H01L2224/48451—Shape
- H01L2224/48453—Shape of the interface with the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Description
本実施の形態1によるワイヤボンディング接続を採用したフェースアップボンディング構造のBGA(Ball Grid Array)型半導体装置について図1〜図4を用いて説明する。図1はワイヤボンディング接続を採用したBGA型半導体装置の構成を示す平面図、図2はワイヤボンディング接続を採用したBGA型半導体装置の構成を示す断面図、図3はボンディングパッドを拡大して示す要部平面図、図4はボンディングパッドの一部を拡大して示す要部断面図(図3のI−I′線に沿った断面図)である。
本実施の形態2は、前述した実施の形態1によるボンディングパッドBP1の変形例であり、ボンディングパッドおよび開口部の形状、ならびにボンディングパッドの配置が前述した実施の形態1で説明したものと異なる。本実施の形態2によるボンディングパッドの形状および配置を図7および図8を用いて説明する。図7はボンディングパッドを拡大して示す要部平面図、図8はボンディングパッドの一部を拡大して示す要部断面図(図7のII−II′線に沿った断面図)である。
近年、前述の図2に示したように、半導体チップ3が搭載される配線基板2または半導体チップ3を封止する樹脂封止体10を構成する樹脂部材(レジン材)に、環境保護および環境負荷物質の低減の観点からハロゲンフリー部材が使用されるようになってきている。具体的には、電気・電子機器の廃棄物の収集および回収が規定され、さらに、分別回収された廃棄物から除外すべき物質に臭素系難燃剤を含有するプラスチックがWEEE(Waste Electrical and Electronic Equipment)指令によって規定されている。このため、配線基板2または樹脂封止体10を構成する樹脂部材(レジン材)に対して、ハロゲンフリー部材を使用する要求が拡大している。配線基板2に使用するハロゲンフリー部材とは、塩素の含有率が0.09重量%以下で、臭素の含有率が0.09重量%以下であり、かつ、塩素と臭素の総量が0.15重量%以下である材料である。また、樹脂封止体10を構成する樹脂部材(レジン材)に使用するハロゲンフリー部材とは、塩素の含有率が0.09重量%以下で、臭素の含有率が0.09重量%以下であり、かつ、アンチモンの含有率が0.09重量%以下である材料である。つまり、配線基板2および樹脂封止体10を構成する樹脂部材(レジン材)にハロゲンフリー部材を使用した場合は、前述のWEEE指令によって規定されている材料を使用していることになる。
本実施の形態4は、電源用ボンディングパッドにおいて生じる保護膜のクラックを防止することのできる電源用ボンディングパッドおよび開口部の形状について説明する。
2 配線基板
2x 主面
2y 裏面
3 半導体チップ
3a パッド領域
3b コア領域
4 半田ボール
5 保護膜
5a 酸化シリコン膜
5b 窒化シリコン膜
6,6a 開口部
7 ボンディングリード
8 裏面電極パッド
9B バンプ
9W ボンディングワイヤ
10 樹脂封止体
11 反射防止膜
12 開口部
13 保護膜
13a 第1絶縁膜
13b 第2絶縁膜
13c 第3絶縁膜
14 スリット
51 保護膜
51a 酸化シリコン膜
51b 窒化シリコン膜
52 窒化チタン膜
53 クラック
54 金属ボール
55 開口部
56 保護膜
57 クラック
B1 ボンディングパッド
B1p プローブ領域
B1w ワイヤボンディング領域
BP1,BP2,BP3 ボンディングパッド
BP1p,BP2p,BP3p,BP4p プローブ領域
BP1w,BP2w,BP3w,BP4w ワイヤボンディング領域
VB 電源用ボンディングパッド
VBp プローブ領域
VBw ワイヤボンディング領域
VBP1,VBP2 電源用ボンディングパッド
Claims (7)
- 複数のボンディングパッドが配置され、前記複数のボンディングパッドのそれぞれの周縁部を覆うように形成された絶縁膜を有する半導体チップと、
前記半導体チップが搭載された配線部材と、
前記半導体チップの前記複数のボンディングパッドと前記配線部材の複数のボンディングリードとにそれぞれ電気的に接続された複数のボンディング部材と、
前記半導体チップと前記複数のボンディング部材とを封止する封止体と、を有し、
前記複数のボンディングパッドの内の第1ボンディングパッドは長方形形状であって、その短辺を前記半導体チップの辺に沿う方向に、かつ、その長辺を前記半導体チップの辺と交差する方向に配置され、
前記第1ボンディングパッドは、第1領域と第2領域とを有し、
前記絶縁膜の前記第1領域の前記周縁部に重なっている部分の重なり幅は、前記絶縁膜の前記第2領域の前記周縁部に重なっている部分の重なり幅よりも大きく、
前記複数のボンディング部材の内の第1ボンディング部材は、前記第1ボンディングパッドの前記第1領域に接続され、
前記第1ボンディングパッドの前記第2領域には、プローブの接触傷が形成されている、半導体装置。 - 請求項1に記載の半導体装置において、
平面視において、前記第1ボンディングパッドの前記第1領域の前記絶縁膜から露出した部分の前記短辺方向における幅は、前記第1ボンディングパッドの前記第2領域の前記絶縁膜から露出した部分の前記短辺方向における幅より狭い、半導体装置。 - 請求項2に記載の半導体装置において、
平面視において、前記第1ボンディングパッドの前記第1領域の前記絶縁膜から露出した部分の前記長辺方向における幅は、前記第1ボンディングパッドの前記第2領域の前記絶縁膜から露出した部分の前記長辺方向における幅より狭い、半導体装置。 - 請求項3に記載の半導体装置において、
平面視において、前記第1ボンディングパッドの前記第1領域の前記絶縁膜から露出した部分の面積は、前記第1ボンディングパッドの前記第2領域の前記絶縁膜から露出した部分の面積より小さい、半導体装置。 - 請求項1に記載の半導体装置において、
前記第1ボンディングパッドの前記第1領域には前記プローブの前記接触傷は形成されておらず、
前記第1ボンディングパッドの前記第2領域には前記複数のボンディング部材のいずれも接続されていない、半導体装置。 - 請求項1に記載の半導体装置において、
前記複数のボンディング部材は、複数のボンディングワイヤであって、
平面視において、前記第1ボンディングパッドの前記第1領域は、前記第2領域よりも前記半導体チップの外周縁に近くなるように配置されている、半導体装置。 - 請求項1に記載の半導体装置において、
前記絶縁膜は第1絶縁膜と、前記第1絶縁膜上に形成された第2絶縁膜と、を有し、
前記第1ボンディングパッドの前記第1領域において、前記第1絶縁膜の端部は前記第2絶縁膜で覆われている、半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013156482A JP5732493B2 (ja) | 2013-07-29 | 2013-07-29 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013156482A JP5732493B2 (ja) | 2013-07-29 | 2013-07-29 | 半導体装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012271050A Division JP5331934B2 (ja) | 2012-12-12 | 2012-12-12 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013229634A JP2013229634A (ja) | 2013-11-07 |
JP5732493B2 true JP5732493B2 (ja) | 2015-06-10 |
Family
ID=49676896
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2013156482A Active JP5732493B2 (ja) | 2013-07-29 | 2013-07-29 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5732493B2 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6215755B2 (ja) | 2014-04-14 | 2017-10-18 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2017041566A (ja) | 2015-08-20 | 2017-02-23 | セイコーエプソン株式会社 | 半導体装置及びその製造方法、電子機器並びに移動体 |
JP6473790B2 (ja) * | 2017-09-21 | 2019-02-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000299350A (ja) * | 1999-04-12 | 2000-10-24 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2004207556A (ja) * | 2002-12-26 | 2004-07-22 | Toshiba Corp | 半導体装置とその製造方法 |
JP4717523B2 (ja) * | 2005-06-13 | 2011-07-06 | ルネサスエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
JP5050384B2 (ja) * | 2006-03-31 | 2012-10-17 | 富士通セミコンダクター株式会社 | 半導体装置およびその製造方法 |
-
2013
- 2013-07-29 JP JP2013156482A patent/JP5732493B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
JP2013229634A (ja) | 2013-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5160498B2 (ja) | 半導体装置 | |
US9589921B2 (en) | Semiconductor device | |
US20140203278A1 (en) | Chip Package Having Terminal Pads of Different Form Factors | |
JPH09330934A (ja) | 半導体装置及びその製造方法 | |
JP2011071317A (ja) | 半導体装置 | |
US20050218916A1 (en) | Semiconductor device and inspection method | |
US20100279501A1 (en) | Semiconductor device and method of manufacturing the same | |
US20080258306A1 (en) | Semiconductor Device and Method for Fabricating the Same | |
JP5732493B2 (ja) | 半導体装置 | |
US20040012078A1 (en) | Folded tape area array package with one metal layer | |
JP2006210438A (ja) | 半導体装置およびその製造方法 | |
JP2005322921A (ja) | バンプテストのためのフリップチップ半導体パッケージ及びその製造方法 | |
JP2011222738A (ja) | 半導体装置の製造方法 | |
JP2006134912A (ja) | 半導体モジュールおよびその製造方法、ならびにフィルムインターポーザ | |
JP3559554B2 (ja) | 半導体装置およびその製造方法 | |
JP5331934B2 (ja) | 半導体装置 | |
TWI642159B (zh) | 封裝結構 | |
JP4150604B2 (ja) | 半導体装置 | |
JP4498336B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP3923944B2 (ja) | 半導体装置 | |
KR100968008B1 (ko) | 반도체장치 및 그 제조방법 | |
JP2004296464A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130729 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140728 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140902 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20141008 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150317 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150413 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5732493 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |