[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JP5626460B2 - 電子部品モジュールの製造方法及び電子部品モジュール - Google Patents

電子部品モジュールの製造方法及び電子部品モジュール Download PDF

Info

Publication number
JP5626460B2
JP5626460B2 JP2013511987A JP2013511987A JP5626460B2 JP 5626460 B2 JP5626460 B2 JP 5626460B2 JP 2013511987 A JP2013511987 A JP 2013511987A JP 2013511987 A JP2013511987 A JP 2013511987A JP 5626460 B2 JP5626460 B2 JP 5626460B2
Authority
JP
Japan
Prior art keywords
electronic component
bumps
bare
component module
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013511987A
Other languages
English (en)
Other versions
JPWO2012147480A1 (ja
Inventor
紳弥 清野
紳弥 清野
祥明 佐竹
祥明 佐竹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Priority to JP2013511987A priority Critical patent/JP5626460B2/ja
Publication of JPWO2012147480A1 publication Critical patent/JPWO2012147480A1/ja
Application granted granted Critical
Publication of JP5626460B2 publication Critical patent/JP5626460B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3142—Sealing arrangements between parts, e.g. adhesion promotors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • H05K13/04—Mounting of components, e.g. of leadless components
    • H05K13/046—Surface mounting
    • H05K13/0465—Surface mounting by soldering
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05568—Disposition the whole external layer protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131—Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • H01L2224/11312—Continuous flow, e.g. using a microsyringe, a pump, a nozzle or extrusion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131—Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • H01L2224/11318—Manufacturing methods by local deposition of the material of the bump connector in liquid form by dispensing droplets
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1146—Plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
    • H01L2224/11505—Sintering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/115—Manufacturing methods by chemical or physical modification of a pre-existing or pre-deposited material
    • H01L2224/11515—Curing and solidification, e.g. of a photosensitive bump material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13012—Shape in top view
    • H01L2224/13013—Shape in top view being rectangular or square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13012—Shape in top view
    • H01L2224/13014—Shape in top view being circular or elliptic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13016—Shape in side view
    • H01L2224/13017—Shape in side view being non uniform along the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/14104—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body
    • H01L2224/1411—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body the bump connectors being bonded to at least one common bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16052—Shape in top view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605—Shape
    • H01L2224/16057—Shape in side view
    • H01L2224/16058—Shape in side view being non uniform along the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
    • H01L2224/16105—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting bonding areas being not aligned with respect to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1701—Structure
    • H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/17104—Disposition relative to the bonding areas, e.g. bond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/17104—Disposition relative to the bonding areas, e.g. bond pads
    • H01L2224/17106—Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area
    • H01L2224/17107—Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area the bump connectors connecting two common bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • H01L2224/8114—Guiding structures outside the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81194—Lateral distribution of the bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399—Material
    • H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/81439—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/38—Effects and problems related to the device integration
    • H01L2924/384—Bump effects
    • H01L2924/3841—Solder bridging
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/0278—Flat pressure, e.g. for connecting terminals with anisotropic conductive adhesive
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Geometry (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Description

本発明は、基板の一方の面に設けてある複数のバンプに、電子部品の複数の外部端子をそれぞれ接合する電子部品モジュールの製造方法及び該製造方法で製造された電子部品モジュールに関する。
特許文献１には、基板にバンプを介して半導体装置を接合するバンプの形成方法が開示してある。図１は、従来の電子部品モジュールの製造方法を示す模式断面図である。図１（ａ）に示すように、特許文献１では、基板９の表面電極１０上に、インクヘッド３から金属ペースト４を吐出して乾燥させて、バンプ６を形成する。
次に、図１（ｂ）に示すように、ベアＩＣ（外部端子付き電子部品）１の外部端子２が基板９のバンプ６にそれぞれ対向するように位置合わせする。そして、図１（ｃ）に示すように、ベアＩＣ１を基板９上に搭載して加圧・加熱することにより、バンプ６を変形させて外部端子２を接合し、ベアＩＣ１を基板９に実装する。
特開２００４−２２８３７５号公報
上述した従来の製造方法では、例えばバンプ６の厚さが厚く形成された場合、変形したバンプ６がベアＩＣ１の側面にまで回り込み、基板９の表面電極１０とベアＩＣ１の内部配線とが導通するおそれがあった。したがって、上述した従来の製造方法で製造した電子部品モジュールは、ベアＩＣ１の特性が劣化するおそれがあった。
図２は、従来の製造方法で製造した電子部品モジュールの構成を示す断面図である。バンプ６の厚さが厚く形成された場合には、ベアＩＣ１の外部端子２と基板９の表面電極１０との接合部７がベアＩＣ１の側面にまで回り込み、接合部７とベアＩＣ１の側面とが接触する。ベアＩＣ１のダイサーカット時にチッピングが生じた場合、ベアＩＣ１の側面では内部配線がむき出しになることが多い。この場合、接合部７とベアＩＣ１の側面とが接触したときには、基板９の表面電極１０とベアＩＣ１の内部配線とが導通することにより、ベアＩＣ１の特性が劣化する。
本発明は斯かる事情に鑑みてなされたものであり、電子部品の複数の外部端子と基板の表面電極との接合部が、電子部品の側面に接触することがない、電子部品モジュールの製造方法及び該製造方法で製造された電子部品モジュールを提供することを目的とする。
上記目的を達成するために本発明に係る電子部品モジュールの製造方法は、基板の一方の面に設けてある複数のバンプに、電子部品の複数の外部端子をそれぞれ接合する電子部品モジュールの製造方法において、複数の前記バンプそれぞれは、厚さが厚い部分である厚肉部と厚さが薄い部分である薄肉部とで構成されており、前記電子部品を平面視した場合に、前記厚肉部は、対応するそれぞれの前記外部端子の、前記電子部品の中央側に位置するように、前記薄肉部は、対応するそれぞれの前記外部端子の、前記電子部品の中央側と反対側に位置するように、前記基板の一方の面にそれぞれ形成する工程と、複数の前記バンプをそれぞれ変形させて複数の前記外部端子をそれぞれ接合した複数の接合部を、前記電子部品を平面視した場合の前記電子部品の中央側の高さより前記電子部品の中央側と反対側の高さの方が低くなるよう形成する工程とを含むことを特徴とする。
上記構成では、複数のバンプそれぞれは、厚さが厚い部分である厚肉部と厚さが薄い部分である薄肉部とで構成されている。そして、電子部品を平面視した場合に、厚肉部は、対応するそれぞれの外部端子の、電子部品の中央側に位置するように、薄肉部は、対応するそれぞれの外部端子の、電子部品の中央側と反対側に位置するように、基板の一方の面に形成する。複数のバンプをそれぞれ変形させて複数の外部端子をそれぞれ接合した複数の接合部を、電子部品を平面視した場合の電子部品の中央側の高さより電子部品の中央側と反対側の高さの方が低くなるよう形成するので、接合部が電子部品の側面に接触することがなく、ダイサーカットにより電子部品の側面に内部配線がむき出しになっている場合であっても、電子部品の特性が劣化することがない。
また、本発明に係る電子部品モジュールの製造方法は、複数の前記バンプを、それぞれ階段状に形成することが好ましい。
上記構成では、複数のバンプを、それぞれ階段状に形成するので、接合部を、電子部品を平面視した場合の電子部品の中央側の高さより電子部品の中央側と反対側の高さの方が低くなるよう形成することができ、接合部が電子部品の側面に接触することがなく、ダイサーカットにより電子部品の側面に内部配線がむき出しになっている場合であっても、電子部品の特性が劣化することがない。
また、本発明に係る電子部品モジュールの製造方法は、複数の前記バンプを、インクジェット法により形成することが好ましい。
上記構成では、複数のバンプを、インクジェット法により形成するので、金属ペーストの吐出回数を調整することにより厚さの異なる薄肉部と厚肉部とを容易に形成することができる。また、薄肉部から厚肉部までを一気に形成することができ、製造コストを低減することが可能となる。
次に、上記目的を達成するために本発明に係る電子部品モジュールは、基板と、該基板の一方の面に設けてある複数のバンプと、複数の外部端子を有する電子部品と、複数の前記バンプをそれぞれ変形させて複数の前記外部端子をそれぞれ接合した複数の接合部の周囲を封止する樹脂とを備える電子部品モジュールにおいて、複数の前記接合部は、それぞれ前記電子部品を平面視した場合の前記電子部品の中央側の高さより前記電子部品の中央側と反対側の高さの方が低くなるよう形成してあることを特徴とする。
上記構成では、複数のバンプをそれぞれ変形させて複数の外部端子をそれぞれ接合した複数の接合部の周囲を封止する樹脂を備えており、それぞれ電子部品を平面視した場合の電子部品の中央側の高さより電子部品の中央側と反対側の高さの方が低くなるよう形成してあるので、接合部が電子部品の側面に接触することがなく、ダイサーカットにより電子部品の側面に内部配線がむき出しになっている場合であっても、電子部品の特性が劣化することがない。
また、本発明に係る電子部品モジュールは、複数の前記バンプは、前記電子部品を平面視した場合の中心を挟んで対向する位置に、それぞれ一対となるように配置してあることが好ましい。
上記構成では、複数のバンプは、電子部品を平面視した場合の中心を挟んで対向する位置に、それぞれ一対となるように配置してあるので、電子部品を実装した場合に、押圧力のバランスをとることができ、複数のバンプの変形具合を均等にすることができるので、接合強度に偏りが生じることを未然に防止することが可能となる。
上記構成によれば、複数のバンプそれぞれは、厚さが厚い部分である厚肉部と厚さが薄い部分である薄肉部とで構成されている。そして、電子部品を平面視した場合に、厚肉部は、対応するそれぞれの外部端子の、電子部品の中央側に位置するように、薄肉部は、対応するそれぞれの外部端子の、電子部品の中央側と反対側に位置するように、基板の一方の面に形成する。複数のバンプをそれぞれ変形させて複数の外部端子をそれぞれ接合した複数の接合部を、電子部品を平面視した場合の電子部品の中央側の高さより電子部品の中央側と反対側の高さの方が低くなるよう形成するので、接合部が電子部品の側面に接触することがなく、ダイサーカットにより電子部品の側面に内部配線がむき出しになっている場合であっても、電子部品の特性が劣化することがない。
従来の電子部品モジュールの製造方法を示す模式断面図である。 従来の製造方法で製造した電子部品モジュールの構成を示す断面図である。 本発明の実施の形態に係る電子部品モジュールの、ベアＩＣ実装前の構成を示す断面図である。 本発明の実施の形態に係る電子部品モジュールの構成を示す断面図である。 基板の一部を示す拡大断面図である。 本発明の実施の形態に係る電子部品モジュールの製造方法を示す模式断面図である。 本発明の実施の形態に係る電子部品モジュールにおけるバンプの配置を示す平面透視図である。 本発明の実施の形態に係る電子部品モジュールにおけるバンプの形状が異なる場合の、バンプの配置を示す平面透視図である。 本発明の実施の形態に係る電子部品モジュールにおけるベアＩＣの外部端子が２個である場合の、バンプの配置を示す平面透視図である。 本発明の実施の形態に係る電子部品モジュールの、バンプの形状が異なる場合の、ベアＩＣ実装前の構成を示す断面図である。
以下、本発明の実施の形態について、図面を参照しながら詳細に説明する。
図３は、本発明の実施の形態に係る電子部品モジュールの、ベアＩＣ実装前の構成を示す断面図である。図３に示すように、基板９の一方の面に表面電極１０を設けてあり、バンプ６は、表面電極１０上に階段状に形成されている。
すなわち、バンプ６は、厚さが薄い部分である薄肉部６１と、厚さが厚い部分である厚肉部６２とで構成されている。厚肉部６２は、電子部品を実装する場合に、対応するそれぞれの外部端子２の、電子部品を平面視した場合の中央側に位置するように、薄肉部６１は、対応するそれぞれの外部端子２の、電子部品を平面視した場合の中央側と反対側に位置するように、基板９の一方の面にそれぞれ形成してある。以下、外部端子付きの電子部品であるベアＩＣを実装する場合を例に説明する。
図４は、本発明の実施の形態に係る電子部品モジュールの構成を示す断面図である。ベアＩＣ１の外部端子２が基板９のバンプ６にそれぞれ対向するように位置合わせした後、ベアＩＣ１を基板９上に搭載して加圧・加熱することにより、図４に示すようにバンプ６を変形させて外部端子２を接合し、ベアＩＣ１を基板９に実装する。
本実施の形態では、バンプ６を変形させて、外部端子２を接合した部分を接合部７としている。接合部７は、ベアＩＣ１を平面視した場合の中央側の高さよりベアＩＣ１を平面視した場合の中央側と反対側の高さの方が低くなるよう形成してある。したがって、変形したバンプ６がベアＩＣ１の側面にまで回り込むことがない。これにより、ベアＩＣ１のダイサーカット時にチッピングが生じ、ベアＩＣ１の側面で内部配線がむき出しになっている場合であっても、基板９の表面電極１０とベアＩＣ１の内部配線とが導通することがなく、ベアＩＣ１の特性が劣化することがない。
以下、本実施の形態に係る電子部品モジュールの製造方法について具体的に説明する。図５は、基板９の一部を示す拡大断面図である。基板９はフレキシブルな樹脂で形成されており、図５に示すように、基板９の一方の面に表面電極１０が設けられている。表面電極１０は、下地であるニッケル層１０２、銅層１０３の上に、Ａｕメッキ１０１を施して構成されている。
Ａｕメッキ１０１の上に、インクヘッドから金属ペーストを吐出することによりバンプ６を所望の形状に形成する。金属ペーストとしては、例えばＡｇペーストを用いる。吐出回数を調整することにより厚さの異なる薄肉部６１と厚肉部６２とを容易に形成することができる。
もちろん、バンプ６の形成方法は、インクジェット法に限定されるものではない。例えば、スクリーン印刷法でバンプ６を形成しても良い。スクリーン印刷法でバンプ６を形成する場合、薄肉部６１を形成した後、一旦乾燥させ、スクリーン版を取り換えてから薄肉部６１の一部に厚肉部６２を形成する必要がある。しかし、インクジェット法でバンプ６を形成する場合には、薄肉部６１から厚肉部６２までを一気に形成することができ、製造コストを低減することが可能となる。
また、ベアＩＣ１の外部端子２は、逆円錐台形状であり、ベアＩＣ１の外部電極であるＡｌパッド上にＡｕワイヤバンプにより形成されている。本実施の形態では、Ａｕワイヤバンプの外径は８５μｍ、高さは２５μｍである。なお、Ａｕワイヤバンプの代わりに、Ａｕめっきバンプ、Ｃｕワイヤバンプ、Ｃｕめっきバンプを用いても良い。また、外部端子２は、めっきバンプにより円盤形状に形成しても良い。
図６は、本発明の実施の形態に係る電子部品モジュールの製造方法を示す模式断面図である。図６（ａ）に示すように、まず基板９の表面電極１０上に、インクヘッド３から金属ペースト４を吐出し、図６（ｂ）に示すように薄肉部６１を形成する。具体的にはインクヘッド３又は基板９を載置してあるテーブルを移動させながら、金属ペースト４を吐出する。金属ペースト４としてＡｇペーストを用い、インクヘッド３から吐出されるＡｇペーストの１ドットは１ｐｌ（１×１０-15 ｍ3 ）である。本実施の形態では、インクヘッド３を載置してあるテーブルを水平方向（図６の左右方向）へ移動させながら金属ペースト４を２回吐出することにより、厚さ２０μｍの薄肉部６１を形成している。
次に、図６（ｃ）に示すように、厚肉部６２を形成する。厚肉部６２についても、インクヘッド３を載置してあるテーブルを水平方向へ移動させながら金属ペースト４を８回吐出する。これにより、ベアＩＣ１を平面視した場合の中央側における厚さが１００μｍのバンプ６を形成している。そして、形成したバンプ６を乾燥させる。吐出される金属ペースト４が微小滴であるため、特段の乾燥装置を用いずに自然乾燥させることもできる。
本実施の形態では、厚肉部６２の厚さと薄肉部６１の厚さとの比率が約５：１となっているが、特にこれに限定されるものではなく、ベアＩＣ１の実装時にベアＩＣ１の側面に変形したバンプ６が回り込まなければ、例えば２：１であっても良い。また、水平方向（図６の左右方向）の幅は、本実施の形態では厚肉部６２が５０μｍ、薄肉部６１が１００μｍとしているが、特にこれに限定されるものではなく、例えば厚肉部６２の幅が１０μｍであっても良い。
形成したバンプ６を乾燥させた後、ベアＩＣ（外部端子付き電子部品）１の外部端子２が基板９のバンプ６にそれぞれ対向するように位置合わせする。そして、図６（ｄ）に示すように、ベアＩＣ１を基板９上に搭載して加圧・加熱することにより、バンプ６を変形させて外部端子２を接合し、ベアＩＣ１を基板９に実装する。なお、ベアＩＣ１の外部端子２の中心が、厚肉部６２と重ならないよう位置合わせする。これにより、変形したバンプ６がベアＩＣ１の側面に回り込みにくくなる。
図７は、本発明の実施の形態に係る電子部品モジュールにおけるバンプ６の配置を示す平面透視図である。ベアＩＣ１の外部端子２を白丸印で示しており、バンプ６にはハッチングが施してある。複数のバンプ６は、ベアＩＣ１を平面視した場合の中心７１を挟んで対向する位置に、それぞれ一対となるように配置してある。
また、バンプ６の厚肉部６２は、ベアＩＣ１を平面視した場合の中心７１を挟んで対向する位置に、それぞれ一対となるように形成されている。したがって、ベアＩＣ１を実装した場合に、押圧力のバランスをとることができ、複数のバンプ６の変形具合を均等にすることができるので、接合強度に偏りが生じることを未然に防止することが可能となる。
なお、バンプ６は、図７に示すように、平面視した形状が矩形であることに限定されるものではない。図８は、本発明の実施の形態に係る電子部品モジュールにおけるバンプ６の形状が異なる場合の、バンプ６の配置を示す平面透視図である。図８に示すように、平面視した形状が略楕円形である薄肉部６１と、平面視した形状が略楕円形である厚肉部６２とで、平面視した形状が略楕円形であるバンプ６を構成しても良い。この場合もバンプ６は、ベアＩＣ１を平面視した場合の中心７１を挟んで対向する位置に、それぞれ一対となるように配置してある。また、バンプ６の厚肉部６２は、ベアＩＣ１を平面視した場合の中心７１を挟んで対向する位置に、それぞれ一対となるように形成されている。
また、外部端子２の数も特に制約があるものではなく、最低限２個あれば足りる。図９は、本発明の実施の形態に係る電子部品モジュールにおけるベアＩＣ１の外部端子２が２個である場合の、バンプ６の配置を示す平面透視図である。
図９に示すように、外部端子２が２個である場合には、ベアＩＣ１を安定して実装するという観点から外部端子２は、平面視した形状が矩形であることが多い。そして、外部端子２の長手方向の中心線よりもベアＩＣ１を平面視した場合の中央側に厚肉部６２が、反対側に薄肉部６１が位置するように、階段状のバンプ６を形成することにより、同様の効果が期待できる。
図６に戻って、最後に図６（ｅ）に示すように、接合部７の周囲を絶縁樹脂８で封止して、電子部品モジュールとして完成する。
以上のように本実施の形態によれば、形成した複数のバンプ６を変形させて複数の外部端子２を接合した複数の接合部７を、ベアＩＣ１を平面視した場合の中央側の高さよりベアＩＣ１を平面視した場合の中央側と反対側の高さの方が低くなるよう形成してあるので、接合部７がベアＩＣ１の側面に接触することがなく、ダイサーカットによりベアＩＣ１の側面に内部配線がむき出しになっている場合であっても、ベアＩＣ１の特性が劣化することがない。
なお、上述した実施の形態では、バンプ６が厚肉部６２と薄肉部６１との２段の階段状に形成されているが、特に２段に限定されるものではない。図１０は、本発明の実施の形態に係る電子部品モジュールの、バンプ６の形状が異なる場合の、ベアＩＣ１実装前の構成を示す断面図である。
図１０（ａ）では、バンプ６を厚肉部、中間部、薄肉部の３段の階段状に形成した場合の例を示している。もちろん、ベアＩＣ１を平面視した場合の中央側に近いほど厚さが厚くなるように形成してあることは言うまでもない。また、インクヘッド３から吐出する金属ペースト４の量を精緻に制御できるのであれば、図１０（ｂ）に示すように、ベアＩＣ１を平面視した場合の中央側に近いほど厚さが厚くなるよう傾斜したバンプ６を形成しても良い。
また、本発明は上記実施の形態に限定されるものではなく、本発明の趣旨の範囲内であれば多種の変更、改良等が可能である。例えばベアＩＣのような電子部品を基板に実装した電子部品モジュールだけでなく、小型サイズの電子部品を内蔵した中型サイズの電子部品を基板に実装した電子部品モジュールであっても良い。一例としては、小型サイズの電子部品を基板と共に樹脂封止した後、天面や側面に電磁波シールド部を形成した電子部品モジュールも、本発明を適用して製造することができる。
１ ベアＩＣ（外部端子付き電子部品）
２ 外部端子
４ 金属ペースト
６ バンプ
７ 接合部
８ 絶縁樹脂
９ 基板
１０ 表面電極
６１ 薄肉部
６２ 厚肉部

Claims (5)

  1. 基板の一方の面に設けてある複数のバンプに、電子部品の複数の外部端子をそれぞれ接合する電子部品モジュールの製造方法において、
    複数の前記バンプそれぞれは、厚さが厚い部分である厚肉部と厚さが薄い部分である薄肉部とで構成されており、前記電子部品を平面視した場合に、前記厚肉部は、対応するそれぞれの前記外部端子の、前記電子部品の中央側に位置するように、前記薄肉部は、対応するそれぞれの前記外部端子の、前記電子部品の中央側と反対側に位置するように、前記基板の一方の面にそれぞれ形成する工程と、
    複数の前記バンプをそれぞれ変形させて複数の前記外部端子をそれぞれ接合した複数の接合部を、前記電子部品を平面視した場合の前記電子部品の中央側の高さより前記電子部品の中央側と反対側の高さの方が低くなるよう形成する工程と
    を含むことを特徴とする電子部品モジュールの製造方法。
  2. 複数の前記バンプを、それぞれ階段状に形成することを特徴とする請求項１に記載の電子部品モジュールの製造方法。
  3. 複数の前記バンプを、インクジェット法により形成することを特徴とする請求項１又は２に記載の電子部品モジュールの製造方法。
  4. 基板と、
    該基板の一方の面に設けてある複数のバンプと、
    複数の外部端子を有する電子部品と、
    複数の前記バンプをそれぞれ変形させて複数の前記外部端子をそれぞれ接合した複数の接合部の周囲を封止する樹脂と
    を備える電子部品モジュールにおいて、
    複数の前記接合部は、それぞれ前記電子部品を平面視した場合の前記電子部品の中央側の高さより前記電子部品の中央側と反対側の高さの方が低くなるよう形成してあることを特徴とする電子部品モジュール。
  5. 複数の前記バンプは、前記電子部品を平面視した場合の中心を挟んで対向する位置に、それぞれ一対となるように配置してあることを特徴とする請求項４に記載の電子部品モジュール。
JP2013511987A 2011-04-27 2012-04-05 電子部品モジュールの製造方法及び電子部品モジュール Active JP5626460B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2013511987A JP5626460B2 (ja) 2011-04-27 2012-04-05 電子部品モジュールの製造方法及び電子部品モジュール

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2011099951 2011-04-27
JP2011099951 2011-04-27
PCT/JP2012/059305 WO2012147480A1 (ja) 2011-04-27 2012-04-05 電子部品モジュールの製造方法及び電子部品モジュール
JP2013511987A JP5626460B2 (ja) 2011-04-27 2012-04-05 電子部品モジュールの製造方法及び電子部品モジュール

Publications (2)

Publication Number Publication Date
JPWO2012147480A1 JPWO2012147480A1 (ja) 2014-07-28
JP5626460B2 true JP5626460B2 (ja) 2014-11-19

Family

ID=47072004

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013511987A Active JP5626460B2 (ja) 2011-04-27 2012-04-05 電子部品モジュールの製造方法及び電子部品モジュール

Country Status (6)

Country Link
US (2) US9532495B2 (ja)
EP (1) EP2704185A4 (ja)
JP (1) JP5626460B2 (ja)
KR (1) KR101489146B1 (ja)
CN (1) CN103493191B (ja)
WO (1) WO2012147480A1 (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10600755B2 (en) * 2017-08-10 2020-03-24 Amkor Technology, Inc. Method of manufacturing an electronic device and electronic device manufactured thereby
DE102018132056A1 (de) * 2018-12-13 2020-06-18 Endress+Hauser SE+Co. KG Verfahren zur Herstellung einer Leiterplatte und Leiterplatte

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008026504A1 (fr) * 2006-09-01 2008-03-06 Panasonic Corporation Dispositif et procédé de montage de composant électronique
JP2008060483A (ja) * 2006-09-01 2008-03-13 Sharp Corp 半導体装置の実装構造体およびその製造方法

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3824865A1 (de) * 1988-07-21 1990-01-25 Productech Gmbh Herstellen von loetflaechen
US5291375A (en) * 1991-09-30 1994-03-01 Kabushiki Kaisha Toshiba Printed circuit board and electric device configured to facilitate bonding
JPH0677632A (ja) * 1992-02-24 1994-03-18 Matsushita Electric Ind Co Ltd 回路基板
US5400950A (en) * 1994-02-22 1995-03-28 Delco Electronics Corporation Method for controlling solder bump height for flip chip integrated circuit devices
US5663529A (en) * 1995-09-14 1997-09-02 Ford Motor Company Anti-skew mounting pads and processing method for electronic surface mount components
JP3783754B2 (ja) * 1998-02-27 2006-06-07 富士ゼロックス株式会社 絶縁性基板および半導体装置および半導体実装装置
JP3420076B2 (ja) * 1998-08-31 2003-06-23 新光電気工業株式会社 フリップチップ実装基板の製造方法及びフリップチップ実装基板及びフリップチップ実装構造
JP2001284783A (ja) * 2000-03-30 2001-10-12 Shinko Electric Ind Co Ltd 表面実装用基板及び表面実装構造
JP2004228375A (ja) 2003-01-23 2004-08-12 Seiko Epson Corp バンプの形成方法、デバイス、及び電子機器
JP4175197B2 (ja) * 2003-06-27 2008-11-05 株式会社デンソー フリップチップ実装構造
US7860495B2 (en) * 2004-08-09 2010-12-28 Siemens Industry Inc. Wireless building control architecture
EP1720389B1 (en) * 2005-04-25 2019-07-03 Brother Kogyo Kabushiki Kaisha Method for forming pattern and a wired board
JP4817892B2 (ja) * 2005-06-28 2011-11-16 富士通セミコンダクター株式会社 半導体装置
JP4962217B2 (ja) * 2007-08-28 2012-06-27 富士通株式会社 プリント配線基板及び電子装置製造方法
US7851928B2 (en) * 2008-06-10 2010-12-14 Texas Instruments Incorporated Semiconductor device having substrate with differentially plated copper and selective solder
US9095066B2 (en) * 2008-06-18 2015-07-28 Semiconductor Energy Laboratory Co., Ltd. Printed board
US8018027B2 (en) * 2009-10-30 2011-09-13 Murata Manufacturing Co., Ltd. Flip-bonded dual-substrate inductor, flip-bonded dual-substrate inductor, and integrated passive device including a flip-bonded dual-substrate inductor
JP5991915B2 (ja) * 2012-12-27 2016-09-14 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP6476871B2 (ja) * 2014-05-22 2019-03-06 株式会社村田製作所 回路基板、蓄電装置、電池パックおよび電子機器

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008026504A1 (fr) * 2006-09-01 2008-03-06 Panasonic Corporation Dispositif et procédé de montage de composant électronique
JP2008060483A (ja) * 2006-09-01 2008-03-13 Sharp Corp 半導体装置の実装構造体およびその製造方法

Also Published As

Publication number Publication date
EP2704185A1 (en) 2014-03-05
JPWO2012147480A1 (ja) 2014-07-28
US10177108B2 (en) 2019-01-08
KR20130136545A (ko) 2013-12-12
WO2012147480A1 (ja) 2012-11-01
CN103493191B (zh) 2017-09-26
US20170084566A1 (en) 2017-03-23
EP2704185A4 (en) 2014-10-29
CN103493191A (zh) 2014-01-01
US9532495B2 (en) 2016-12-27
US20140049922A1 (en) 2014-02-20
KR101489146B1 (ko) 2015-02-03

Similar Documents

Publication Publication Date Title
KR100757345B1 (ko) 플립 칩 패키지 및 그의 제조 방법
JP5529371B2 (ja) 半導体装置及びその製造方法
JP2005072515A (ja) 半導体装置
JP4864810B2 (ja) チップ内蔵基板の製造方法
WO2014054451A1 (ja) 半導体装置及びその製造方法
JP2008042064A (ja) セラミック配線基板とそれを用いた光学デバイス装置、パッケージおよびセラミック配線基板の製造方法
CN107507809B (zh) 倒装芯片
US7994638B2 (en) Semiconductor chip and semiconductor device
US20190254164A1 (en) Circuit board, method of manufacturing circuit board, and electronic device
JP5626460B2 (ja) 電子部品モジュールの製造方法及び電子部品モジュール
JP4835264B2 (ja) 部品内蔵回路モジュール基板
JP2008218758A (ja) 電子回路実装構造体
JP2009298118A (ja) 記録ヘッド及び記録ヘッドの製造方法
KR100874923B1 (ko) 멀티 스택 패키지, 이의 제조 방법 및 이를 제조하기 위한반도체 패키지 금형
JPWO2020138210A1 (ja) 電子素子実装用基板、および電子装置
JP6028908B2 (ja) 半導体装置
JP6418968B2 (ja) 電子部品実装用パッケージ、電子装置および電子モジュール
CN221928073U (zh) 封装结构
JP3777131B2 (ja) 電子部品実装方法
JP2017216312A (ja) 電子部品実装方法
JP2008311347A (ja) 半導体モジュール及びその製造方法
JP4954778B2 (ja) 三次元電子回路装置および連結部材
JP2000232181A (ja) Ｂｇａ構造の半導体装置及びｌｇａ構造の半導体装置並びにその製造方法
JP4619104B2 (ja) 半導体装置
JP2007059538A (ja) バンプ接合体の製造方法

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140701

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140812

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140902

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140915

R150 Certificate of patent or registration of utility model

Ref document number: 5626460

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150