JP5075942B2 - Information processing apparatus and control method thereof - Google Patents

Description

  The present invention relates to an information processing apparatus such as a personal computer and a control method for controlling the operation of the apparatus.

  In recent years, in information processing apparatuses such as personal computers, a third-generation general-purpose I / O interconnection interface called PCI EXPRESS has attracted attention. PCI EXPRESS is a standard for interconnecting devices via a communication path called a link, and is defined by PCI SIG (Peripheral Component Interconnect Special Interest Group). In the PCI EXPRESS standard, data transmission between devices is performed using packets.

  In addition, the PCI EXPRESS standard defines a communication path control function that can set a link to a low power state even if a device is in an operating state. This communication path control function is called Active State Power Management (ASPM). The link state is automatically set from the operation state to the low power state (standby state) by hardware when the link is idle. When communication is necessary, the link state is returned from the standby state to the operating state by hardware. With this ASPM function, it is possible to reduce useless power consumption during the idle period of the link, and to reduce power consumption of the information processing apparatus.

  Patent Document 1 discloses a technique for reducing power consumption by switching the bus width of a data bus from a 32-bit width to a 16-bit width.

JP 2004-157590 A

  However, in the technique of Patent Document 1, when the bus width is switched to 16-bit width, the data transfer speed of the bus is greatly reduced.

  In the ASPM function described above, since the link is set to the standby state when the link is idle, unlike the technique of Patent Document 1, the actual data transfer rate is not affected. Absent.

  However, since a delay occurs in order to return the link state from the standby state to the operation state, this delay causes a decrease in system performance. Therefore, if the above ASPM function is always used, the original performance of the system cannot be fully exhibited.

  The present invention has been made in consideration of the above-described circumstances, and an object thereof is to provide an information processing apparatus capable of achieving both power saving and performance.

In order to solve the above-described problem, an information processing apparatus according to a first aspect of the present invention includes first and second devices interconnected in a point-to-point manner via a serial bus. An ASPM that transitions the state of the serial bus between an operation state and a standby state with lower power consumption than the operation state according to whether or not the serial bus is in an idle state when the second device is in an operation state (Active State Power Management) including first and second devices each having a function, and three setting items corresponding to the first, second and third modes relating to the setting of the ASPM function, and means for displaying a setting screen for allowing the user to select one, the first mode is selected of among the second and the third mode When the information processing apparatus is driven by a battery, the execution of the ASPM function is permitted, and when the second mode is selected, the information processing apparatus is driven by either a battery or an external power source. Regardless of whether the ASPM function is allowed to be executed and when the third mode is selected, the ASPM function is prohibited to be executed regardless of whether the information processing apparatus is driven by a battery or an external power source. Control means.

  According to the present invention, both power saving and performance can be achieved.

1 is a block diagram showing a system configuration of an information processing apparatus according to an embodiment of the present invention. 2 is an exemplary block diagram illustrating a connection configuration between devices provided in the information processing apparatus of the embodiment. FIG. The figure which shows the transition of the link state used with the information processing apparatus of the embodiment. The figure for demonstrating two operation modes of the information processing apparatus of the embodiment. 6 is an exemplary flowchart illustrating a procedure of ASPM control processing executed by the information processing apparatus of the embodiment. 4 is a diagram showing an example of an environment setting screen used by the information processing apparatus of the embodiment. FIG. 6 is an exemplary flowchart illustrating an example of a specific procedure of ASPM control processing executed by the information processing apparatus of the embodiment.

Hereinafter, embodiments of the present invention will be described with reference to the drawings.
FIG. 1 shows a system configuration of an information processing apparatus according to an embodiment of the present invention. This information processing apparatus is realized as a battery-driven notebook personal computer.

  This personal computer is provided with a built-in battery 27, and operates with power from the built-in battery 27 when the personal computer is not connected to an external power supply (AC power supply). On the other hand, when the AC adapter 28 is connected to the personal computer, that is, when the personal computer is connected to the external power supply (AC power supply), the personal computer operates with the external power supply (AC power supply). Further, the battery 27 is charged by an external power source.

  As shown in the figure, the personal computer includes a CPU (Central Processing Unit) 11, a North Bridge 12, a main memory 13, a graphics controller 14, a display device (LCD) 15, a South Bridge 16, and a PCI (Peripheral Component Interconnect) device group 17. PCI Express device groups 18 and 19, hard disk drive (HDD) 20, BIOS-ROM 21, embedded controller / keyboard controller IC (EC / KBC) 22, power controller (PSC) 23, keyboard (KB) 25, touch pad 26 Etc.

  Each of the north bridge 12, the graphics controller 14, the south bridge 16, and the PCI Express device groups 18 and 19 is a device (component) compliant with the PCI EXPRESS standard. Communication between the north bridge 12 and the graphics controller 14 is executed via a PCI EXPRESS link 21 disposed between the north bridge 12 and the graphics controller 14. Similarly, communication between the south bridge 16 and the PCI Express device 18 is performed via a PCI EXPRESS link 22 disposed between the south bridge 16 and the PCI Express device 18, and the south bridge 16 and the PCI Express device 18. Communication with the device 19 is performed via a PCI EXPRESS link 23 disposed between the south bridge 16 and the PCI Express device 19. Each PCI EXPRESS link is a communication path composed of a serial interface, and includes an upstream lane and a downstream lane.

  The CPU 11 is a processor that controls the operation of the computer, and executes various programs (operating system, application program) loaded from the HDD 20 to the main memory 13. The CPU 11 also executes a basic input / output system (BIOS) stored in the BIOS-ROM 21. The BIOS is a program for controlling hardware. The BIOS also has an SMI (System Management Interrupt) routine for dynamically permitting or prohibiting execution of the Active State Power Management (ASPM) function defined by the PCI Express standard according to the operation mode of the computer. ing. As described above, the ASPM function can set the link to which the device is connected to the low power state (standby state) even if the device that supports the PCI Express standard is in the operating state (D0 state). Communication path control function. Each of the two devices interconnected via a link has an ASPM function, and depending on whether the link is idle or not, the link state is set to the operating state and lower power consumption than the operating state. Transition to and from the standby state. This transition is automatically performed by hardware.

  The north bridge 12 is a bridge device that connects the local bus of the CPU 11 and the south bridge 16. The north bridge 12 also includes a memory controller that controls access to the main memory 13. The north bridge 12 also has a function of executing communication with the graphics controller 114 via the PCI EXPRESS link 21.

  The graphics controller 14 is a display controller that controls the LCD 15 used as a display monitor of the computer. The south bridge 16 performs communication with the device group 17 via the PCI bus 10. The south bridge 16 has a function of executing communication with the PCI Express device 18 via the PCI EXPRESS link 22 and a function of executing communication with the PCI Express device 19 via the PCI EXPRESS link 23. . The south bridge 16 also controls each device on an LPC (Low Pin Count) bus 30.

  The embedded controller / keyboard controller IC (EC / KBC) 22 is a one-chip microcomputer in which an embedded controller for power management and a keyboard controller for controlling the keyboard (KB) 25 and the touch pad 26 are integrated. . The embedded controller / keyboard controller IC (EC / KBC) 22 has a function of powering on / off the computer 10 in cooperation with the power controller (PSC) 23 in accordance with the operation of the power button 24 by the user. doing. Further, the embedded controller / keyboard controller IC (EC / KBC) 22 also has a function of detecting connection and removal of the AC adapter 28 with respect to the computer. When an event of connection or disconnection of the AC adapter 28 occurs, the embedded controller / keyboard controller IC (EC / KBC) 22 generates an interrupt signal (INTR) to notify the BIOS of the occurrence of a power management event. In response to the generation of the interrupt signal (INTR), the south bridge 16 generates an interrupt signal (SMI) to the CPU 11. In response to the SMI, the CPU 11 executes a BIOS SMI routine. Note that the SMI may be directly supplied from the EC / KBC 22 to the CPU 11.

  FIG. 2 shows a connection configuration between two devices each compliant with the PCI EXPRESS standard. Here, the south bridge 16 and the PCI Express device 18 will be described as an example. Hereinafter, the south bridge 16 is referred to as device # 1, and the PCI Express device 18 is referred to as device # 2.

  Device # 1 and device # 2 are interconnected via a PCI EXPRESS link 22. The PCI EXPRESS link 22 is a serial interface (serial bus) that connects the device # 1 and the device # 2 in a point-to-point format. The PCI EXPRESS link 22 includes a differential signal line pair for transmitting information in the direction from device # 1 to device # 2, and a differential signal line for transmitting information in the direction from device # 2 to device # 1. Including pairs. Transmission of information between the device # 1 and the device # 2 via the PCI EXPRESS link 22 is performed using a packet.

  Device # 1 has a port 101 connected to the PCI EXPRESS link 22. Similarly, the device # 2 has a port 102 connected to the PCI EXPRESS link 22.

  The port 101 includes a transmission unit that transmits data to the device # 2 via the PCI EXPRESS link 22 and a reception unit that receives data transmitted from the device # 2 via the PCI EXPRESS link 22. Similarly, the port 102 has a transmission unit that transmits data to the device # 1 via the PCI EXPRESS link 22 and a reception unit that receives data transmitted from the device # 1 via the PCI EXPRESS link 22. ing. Each of the ports 101 and 102 detects that the PCI EXPRESS link 22 is in an idle state if there is no data (valid data) transmitted via the PCI EXPRESS link 22 for a certain period. In this case, the ports 101 and 102 jointly execute a process of changing the state (link state) of the PCI EXPRESS link 22 from the operation state to the standby state. In the standby state, for example, the operations of the transmission unit and the reception unit are stopped, and the PCI EXPRESS link 22 is not driven. Therefore, power consumption is reduced.

  In the PCI EXPRESS standard, L0, L0s, L1, L2, L2 / L3 Ready, and L3 are defined as link states as shown in the link state state transition diagram of FIG. L0 is a normal operation state (active state). L0s, L1, L2, L2 / L3 Ready, and L3 are low power states that consume less power than L0. Power consumption decreases in the order of L0s, L1, L2 / L3 Ready, L2, and L3.

  In the PCI EXPRESS standard, two standby states L0s and L1 are defined as low power states in which the PCI EXPRESS link can transition when the PCI EXPRESS device is in an operating state. L1 is a standby state with lower power consumption than L0s. The delay time required for returning from L0s to L0 is shorter than the delay time required for returning from L1 to L0. The PCI EXPRESS device is required to support at least L0s as a low power state in which the PCI EXPRESS link can transition when the PCI EXPRESS device is operating. Some PCI EXPRESS devices support two standby states, L0s and L1, as low power states to which the PCI EXPRESS link can transition when the PCI EXPRESS device is operating.

  Each of the ports 101 and 102 executes a process of returning the state (link state) of the PCI EXPRESS link 22 from the current L0s or L1 to L0 in cooperation with each other when data to be transmitted to the other party is generated. To do.

  The device # 1 has an ASPM support register 102 and a link control register 103 as shown in FIG. The ASPM support register 102 and the link control register 103 are configured to be accessible from the CPU 11. The ASPM support register 102 has a field indicating a standby state that the device # 1 supports as ASPM. The BIOS can recognize the standby state that the device # 1 supports as ASPM by performing read access to the ASPM support register 102. The link control register 103 has a field for storing power management control information instructing permission or prohibition of execution of the ASPM function. The BIOS can instruct the port 101 of the device # 1 to permit or prohibit execution of the ASPM function by writing the power management control information to the link control register 103.

  This power management control information is composed of 2 bits. “00” indicates that both the transition to L0s and the transition to L1 are prohibited. “01” indicates that a transition to L0s is permitted and a transition to L1 is prohibited. “11” indicates that both transition to L0s and transition to L1 are permitted. The device transitions to the deepest standby state supported by the device among the permitted standby states. For example, if both the transition to L0s and the transition to L1 are permitted and the device supports both L0s and L1, the link state transitions to L1 at the time of link idle.

  In this way, the BIOS uses the power management control information to not only permit or prohibit execution of the ASPM function, but also instruct the device # 1 to transition to the L0s or L1 standby state when the link is idle. can do.

  The device # 2 also has an ASPM support register 202 and a link control register 203, like the device # 1. The functions of the ASPM support register 202 and the link control register 203 are the same as those of the ASPM support register 102 and the link control register 103 described above.

  In the present embodiment, the permission / prohibition control of the execution of the ASPM function is dynamically executed according to the switching of the operation mode of the computer.

  As shown in FIG. 4, the computer has two operation modes, a performance mode and a power saving mode. The performance mode is an operation mode that prioritizes system performance over low power consumption, and the power saving mode is a mode that prioritizes low power consumption over performance. The BIOS dynamically switches the operation mode of the computer between the performance mode and the power saving mode according to an instruction from the user or whether an external power source is connected to the computer. For example, when an external power supply is connected to the computer (AC drive), the operation mode of the computer is automatically set to the performance mode. When the external power supply is removed from the computer (when the battery is driven), the operation mode of the computer is automatically set to the power saving mode. Regardless of the AC drive / battery drive, the user can explicitly specify one of the performance mode and the power saving mode by using a system environment setting screen provided by the BIOS, for example. Thereby, for example, even when the battery is driven, the computer can be operated in the performance mode.

  Further, a hot key function for designating a performance mode can be assigned to a predetermined key on the keyboard 25, and a hot key function for designating a power saving mode can be assigned to another key. In this case, the user can explicitly specify one of the performance mode and the power saving mode by pressing a hot key on the keyboard 15.

  In the performance mode, execution of the ASPM function is prohibited by the BIOS. In this case, the state of the PCI Express link is maintained at L0 even while the PCI Express link is in an idle state. On the other hand, in the power saving mode, execution of the ASPM function is permitted by the BIOS. In this case, the state of the PCI Express link automatically transitions between L0 and L0s (or L1) depending on whether or not the PCI Express link is idle.

  Next, the procedure of ASPM control processing executed by the BIOS will be described with reference to the flowchart of FIG.

  If a mode switching event requesting switching of the operation mode of the computer occurs, the BIOS executes the following processing.

  The mode switching event occurs in response to, for example, a user operation on the system environment setting screen, a hot key operation by the user, or attachment / detachment of the AC adapter 28. In response to the mode switching event, the BIOS determines whether the operation mode of the computer should be set to the performance mode or the power saving mode (step S11). If the occurrence factor of the mode switching event is caused by the connection of the AC adapter 28, the BIOS determines that the operation mode of the computer should be switched from the power saving mode to the performance mode. If the cause of the mode switching event is due to the removal of the AC adapter 28, the BIOS determines that the operation mode of the computer should be switched from the performance mode to the power saving mode. If one of the performance mode and the power saving mode is explicitly specified by the user, the BIOS determines whether the operation mode of the computer should be set to the performance mode or the power saving mode in accordance with the instruction.

  If the performance mode is requested by the mode switching event, the BIOS selects the performance mode as the operation mode of the computer, and writes the power management control information “00” to the link control register of each device, thereby the ASPM function. Is prohibited (step S12). On the other hand, if the power saving mode is requested by the mode switching event, the BIOS selects the power saving mode as the operation mode of the computer, and the power management control information “01” or “11” is linked to each device. By writing to the control register, the execution of the ASPM function is permitted (step S13).

  FIG. 6 shows an example of a system environment setting screen (SET-UP screen). This system environment setting screen is a screen for allowing the user to select settings related to the ASPM function. The user can specify “Auto”, “Enable”, or “Disable” on the system environment setting screen.

  When “Auto” is selected by the user, the BIOS automatically switches between the performance mode and the power saving mode depending on whether or not an external power source is connected. When “Auto” is selected, a setting item for allowing the user to select which of L0s and L1 should be used as the link standby state is also displayed on the system environment setting screen. The user can select one of L0s and L1.

  “Enable” and “Disable” are setting items for allowing the user to select a power saving mode (ASPM function = valid) and a performance mode (ASPM function = invalid). When “Enable” is selected, a setting item for allowing the user to select which of L0s and L1 should be used as the link standby state is also displayed on the system environment setting screen. The user can select one of L0s and L1.

  When “Enable” is selected by the user, the BIOS switches the operation mode of the computer to the power saving mode and executes processing for permitting execution of the ASPM function. On the other hand, when “Disable” is selected by the user, the BIOS switches the operation mode of the computer to the performance mode and executes a process for prohibiting the execution of the ASPM function.

  The values of the setting items set on the system environment setting screen are stored as environment setting information in the BIOS-ROM 21 configured from a nonvolatile memory.

  Next, the ASPM control processing procedure in the “Auto” mode will be described with reference to the flowchart of FIG.

  When the AC adapter 28 is connected to the computer or the AC adapter 28 is removed from the computer during the operation of the computer, the EC / KBC 22 notifies the BIOS of the occurrence of a power management event. In addition, an interrupt signal (INTR) is generated. In response to the generation of the interrupt signal (INTR), the south bridge 16 generates an interrupt signal (SMI) to the CPU 11. In response to the SMI, the CPU 11 executes a BIOS SMI routine.

  The BIOS SMI routine performs read access to the status register of the interrupt controller in the south bridge 16 to determine the cause of the SMI (step S101). If the cause of the SMI is the occurrence of a power management event, the BIOS SMI routine performs read access to the status register in the EC / KBC 22, and whether or not an external power supply is currently connected to the computer. It is determined whether the power management event is caused by the connection of the AC adapter 28 (step S102).

  If an external power source is connected to the computer, that is, if the power management event is caused by the connection of the AC adapter 28 (YES in step S102), the BIOS SMI routine is set as the operation mode of the computer. The performance mode is selected, and the execution of the ASPM function is prohibited by writing the power management control information “00” to the link control register of each device (step S104).

  On the other hand, if the external power source is not connected to the computer, that is, if the power management event is caused by the removal of the AC adapter 28 (NO in step S102), the BIOS SMI routine is executed by the computer. The power management mode is selected as the mode, and the power management control information for permitting the transition to the standby state (L0s or L1) designated by the environment setting information stored in the BIOS-ROM 21 is linked to each device. By writing to the register, the execution of the ASPM function is permitted (step S103).

  When the computer is powered on, the BIOS executes the processing after step S102 in FIG. 7 in the POST (Power on self test) processing.

  In this way, in the “Auto” mode, the transition to L0s and L1 is prohibited during AC drive in order to emphasize performance, and the transition to L0s and L1 is performed during battery drive to increase the battery drive time. Control to permit is executed. As a result, the ASPM function can be automatically enabled or disabled according to changes in the usage environment of the computer, so that both power saving and performance can be achieved.

  When “Enable” is selected by the user, the BIOS selects the power saving mode as the operation mode of the computer regardless of the AC driving / battery driving, and executes the process of step S103 described above. When “Disable” is selected by the user, the BIOS selects the performance mode as the operation mode of the computer regardless of the AC drive / battery drive, and executes the process of step S104 described above.

  As described above, in the present embodiment, the execution of the ASPM function is dynamically permitted or prohibited according to the switching of the operation mode of the computer, so that both power saving and performance can be achieved.

  Note that the present invention is not limited to the above-described embodiment as it is, and can be embodied by modifying the constituent elements without departing from the scope of the invention in the implementation stage. Further, various inventions can be formed by appropriately combining a plurality of constituent elements disclosed in the embodiment. For example, some components may be deleted from all the components shown in the embodiment. Furthermore, you may combine suitably the component covering different embodiment.

  DESCRIPTION OF SYMBOLS 11 ... CPU, 14 ... Graphics controller, 16 ... South bridge, 18, 19 ... PCI EXPRESS device, 22 ... EC / KBC, 201, 202 ... Port, 102, 103 ... ASPM support register, 103 ... Link control register.

Claims (4)

In an information processing device,
First and second devices interconnected in a point-to-point fashion via a serial bus, wherein the first and second devices are in an operating state and the serial bus is in an idle state In response, first and second devices each having an ASPM (Active State Power Management) function for transitioning the state of the serial bus between an operation state and a standby state with lower power consumption than the operation state;
Three setting items corresponding to the first, second, and third modes relating to the setting of the ASPM function are included, and the user is allowed to select one of the first, second, and third modes . Means for displaying a setting screen for
When the first mode is selected, the ASPM function is allowed to be executed when the information processing device is driven by a battery, and when the second mode is selected, the information processing device is a battery or Regardless of whether the ASPM function is executed regardless of whether it is driven by an external power source, and when the third mode is selected, whether the information processing device is driven by a battery or an external power source And an information processing apparatus comprising control means for prohibiting execution of the ASPM function.   When the first mode or the second mode is selected, the power consumption of the serial bus is lower than that of the first standby state and the first standby state, and the operation state is lower than that of the first standby state. The information processing apparatus according to claim 1, further comprising means for causing a user to select one of the second standby states that takes a long time to return to the standby state as the standby state. First and second devices interconnected in a point-to-point fashion via a serial bus, wherein the first and second devices are in an operating state and the serial bus is in an idle state Accordingly, there are provided first and second devices each having an ASPM (Active State Power Management) function for transitioning the state of the serial bus between an operation state and a standby state with lower power consumption than the operation state. A control method for controlling the operation of an information processing apparatus,
Three setting items corresponding to the first, second, and third modes relating to the setting of the ASPM function are included, and the user is allowed to select one of the first, second, and third modes . A step for displaying a setting screen for
When the first mode is selected, the ASPM function is allowed to be executed when the information processing device is driven by a battery, and when the second mode is selected, the information processing device is a battery or Regardless of whether the ASPM function is executed regardless of whether it is driven by an external power source, and when the third mode is selected, whether the information processing device is driven by a battery or an external power source And a step of prohibiting execution of the ASPM function.   When the first mode or the second mode is selected, the power consumption of the serial bus is lower than that of the first standby state and the first standby state, and the operation state is lower than that of the first standby state. The control method according to claim 3, further comprising the step of causing the user to select one of the second standby states that takes a long time to return to the standby state.

Images