JP4692101B2 - 部品接合方法 - Google Patents
部品接合方法 Download PDFInfo
- Publication number
- JP4692101B2 JP4692101B2 JP2005186730A JP2005186730A JP4692101B2 JP 4692101 B2 JP4692101 B2 JP 4692101B2 JP 2005186730 A JP2005186730 A JP 2005186730A JP 2005186730 A JP2005186730 A JP 2005186730A JP 4692101 B2 JP4692101 B2 JP 4692101B2
- Authority
- JP
- Japan
- Prior art keywords
- component
- pressure
- resin layer
- bonding
- temporarily fixed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Description
Claims (5)
- 突起電極を有する第1の被接合部品と、前記突起電極と接合される端子部を有する第2の被接合部品と、を相互に接合する部品接合方法であって、
前記突起電極または前記端子部にははんだ層が形成されており、
前記第2の被接合部品の端子形成面に粘着性樹脂層を形成する工程と、
前記粘着性樹脂層に前記突起電極を食い込ませて前記第1,第2の被接合部品の仮固定体を作製する工程と、
前記仮固定体を流体圧で一定加圧しながら前記はんだ層を溶融させ前記突起電極と前記端子部とを接合する工程とを有する
部品接合方法。 - 前記粘着性樹脂層として、フラックス機能を有する活性樹脂を用いる
請求項1に記載の部品接合方法。 - 前記第1,第2の被接合部品は、一方が配線基板で他方が半導体素子である
請求項1に記載の部品接合方法。 - 前記第1,第2の被接合部品は、ともに半導体素子である
請求項1に記載の部品接合方法。 - 前記仮固定体のリフロー工程では、複数の仮固定体を同時に一括処理する
請求項1に記載の部品接合方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005186730A JP4692101B2 (ja) | 2005-06-27 | 2005-06-27 | 部品接合方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005186730A JP4692101B2 (ja) | 2005-06-27 | 2005-06-27 | 部品接合方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007005707A JP2007005707A (ja) | 2007-01-11 |
JP4692101B2 true JP4692101B2 (ja) | 2011-06-01 |
Family
ID=37690985
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005186730A Expired - Fee Related JP4692101B2 (ja) | 2005-06-27 | 2005-06-27 | 部品接合方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4692101B2 (ja) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI523127B (zh) * | 2008-10-27 | 2016-02-21 | 松下知識產權經營股份有限公司 | 電子裝置之製造方法 |
JP5579996B2 (ja) * | 2009-04-09 | 2014-08-27 | パナソニック株式会社 | はんだ接合方法 |
CN102859674A (zh) * | 2010-04-23 | 2013-01-02 | 住友电木株式会社 | 电子装置的制造方法和装置及其一对夹压构件 |
JP2012104782A (ja) * | 2010-11-15 | 2012-05-31 | Elpida Memory Inc | 半導体装置の製造方法および装置 |
JP6172654B2 (ja) * | 2013-03-14 | 2017-08-02 | アルファーデザイン株式会社 | 部品加圧装置及び部品加圧装置を用いた加熱システム |
JP2016009850A (ja) * | 2014-06-26 | 2016-01-18 | 東レエンジニアリング株式会社 | 実装装置および実装方法 |
KR101540008B1 (ko) * | 2014-07-31 | 2015-07-28 | 주식회사 두진테크놀로지 | 3차원 적층 패키징을 위한 반도체용 부품 고정장치 |
CN110447094B (zh) * | 2017-03-30 | 2023-12-12 | 三菱电机株式会社 | 半导体装置及其制造方法、及电力变换装置 |
CN112151398B (zh) * | 2019-06-26 | 2023-12-15 | 上海微电子装备(集团)股份有限公司 | 一种芯片封装方法 |
US11676937B2 (en) * | 2021-05-04 | 2023-06-13 | Asmpt Singapore Pte. Ltd. | Flexible sinter tool for bonding semiconductor devices |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0817862A (ja) * | 1994-06-28 | 1996-01-19 | Toshiba Corp | Tab部品接合方法 |
JP2001308510A (ja) * | 2000-02-18 | 2001-11-02 | Matsushita Electric Ind Co Ltd | バンプ部品実装体の製造方法及びその製造装置 |
JP2002368026A (ja) * | 2001-06-05 | 2002-12-20 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法および製造設備 |
JP2003142531A (ja) * | 2002-10-15 | 2003-05-16 | Hitachi Ltd | 半導体装置の実装方法 |
-
2005
- 2005-06-27 JP JP2005186730A patent/JP4692101B2/ja not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0817862A (ja) * | 1994-06-28 | 1996-01-19 | Toshiba Corp | Tab部品接合方法 |
JP2001308510A (ja) * | 2000-02-18 | 2001-11-02 | Matsushita Electric Ind Co Ltd | バンプ部品実装体の製造方法及びその製造装置 |
JP2002368026A (ja) * | 2001-06-05 | 2002-12-20 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法および製造設備 |
JP2003142531A (ja) * | 2002-10-15 | 2003-05-16 | Hitachi Ltd | 半導体装置の実装方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2007005707A (ja) | 2007-01-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1386356B1 (en) | Fluxless flip chip interconnection | |
US7026188B2 (en) | Electronic device and method for manufacturing the same | |
US8461690B2 (en) | Semiconductor device capable of suppressing generation of cracks in semiconductor chip during manufacturing process | |
EP0915505A1 (en) | Semiconductor device package, manufacturing method thereof and circuit board therefor | |
JP6057224B2 (ja) | 部品実装構造体 | |
US20070145571A1 (en) | Semiconductor package structure with constraint stiffener for cleaning and underfilling efficiency | |
JP2011210773A (ja) | 半導体装置の構造および製造方法 | |
US20070063324A1 (en) | Structure and method for reducing warp of substrate | |
JP4692101B2 (ja) | 部品接合方法 | |
JP2003282819A (ja) | 半導体装置の製造方法 | |
US6657313B1 (en) | Dielectric interposer for chip to substrate soldering | |
JP2016162985A (ja) | 半導体装置の製造方法 | |
KR20020044577A (ko) | 개선된 플립-칩 결합 패키지 | |
JP4720438B2 (ja) | フリップチップ接続方法 | |
JP2009009994A (ja) | 半導体装置およびその製造方法 | |
JP2011187635A (ja) | 半導体装置およびその製造方法 | |
JP4620553B2 (ja) | 半導体装置の製造方法 | |
JP5812123B2 (ja) | 電子機器の製造方法 | |
JP4640380B2 (ja) | 半導体装置の実装方法 | |
JP4200090B2 (ja) | 半導体装置の製造方法 | |
KR101753066B1 (ko) | 도전성 입자를 포함하는 필름 및 이를 이용한 플립칩 패키지 제조방법 | |
KR100936781B1 (ko) | 플립칩 본딩장치 및 이를 이용한 플립칩 본딩방법 | |
JP2001185577A (ja) | 電子機器 | |
JP7453035B2 (ja) | 圧着ヘッド、これを用いた実装装置および実装方法 | |
JP3906130B2 (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20071028 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080513 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20101027 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101102 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101224 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110125 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110207 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140304 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |