JP3481041B2 - Beep sound synthesis circuit - Google Patents
Beep sound synthesis circuitInfo
- Publication number
- JP3481041B2 JP3481041B2 JP09967796A JP9967796A JP3481041B2 JP 3481041 B2 JP3481041 B2 JP 3481041B2 JP 09967796 A JP09967796 A JP 09967796A JP 9967796 A JP9967796 A JP 9967796A JP 3481041 B2 JP3481041 B2 JP 3481041B2
- Authority
- JP
- Japan
- Prior art keywords
- audio signal
- pulse signal
- signal source
- source
- inverting input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Amplifiers (AREA)
Description
【発明の詳細な説明】
【０００１】
【発明の属する技術分野】本発明はビープ音合成回路に
関する。
【０００２】
【従来の技術】従来のビープ音合成回路は、図２に示す
ように、オペアンプ（演算増幅器）Ａ１の非反転入力に
オーディオ信号源ＯＳＣ１からのオーディオ信号を入力
し、帰還抵抗Ｒ２４側の反転入力にパルス信号源ＯＳＣ
２からのパルス信号を入力して、出力端子ＯＵＴに合成
信号を得ていた。
【０００３】
【発明が解決しようとする課題】しかし、このような従
来回路には次のような欠点があった。
（１）オーディオ信号とパルス信号を合成する場合、パ
ルス信号のミックス量を上げようとすると、どうしても
オーディオ信号出力レベルは、パルス信号源ＯＳＣ２側
の入力インピーダンスと帰還抵抗Ｒ２４の抵抗値の関係
の影響により、出力レベルが小さくなる。また、オーデ
ィオ信号源ＯＳＣ１に対する前記の影響を少なくするに
は、Ｒ２１などの抵抗値を適宜選択して、パルス信号源
ＯＳＣ２側の入力インピーダンスが大きな値になるよう
にしなければならず、設計上自由に回路定数を選ぶこと
ができなかった。
【０００４】（２）オーディオ信号に対するパルス信号
のミックスによる合成音（ビープ音）は、パルス信号源
ＯＳＣ２のパルス信号波形を方形波のままにすると刺激
音が強すぎるので、多少なまらすために抵抗Ｒ２２及び
コンデンサＣ２２の並列回路を挿入していることや、Ａ
Ｃ結合コンデンサＣ２１が接続されていることなど、こ
れらがオーディオ信号源ＯＳＣ１にとっては負荷容量と
なり、周波数特性、群遅延特性及び磁気コンデンサなど
への悪影響、特に歪みの悪化がみられた。
【０００５】
【発明が解決しようとする課題】本発明の目的は、パル
ス信号源をオーディオ信号に対してインピーダンス的に
も負荷容量的にも無関係にすることができるビープ音合
成回路を提供することにある。
【０００６】
【０００７】【課題を解決するための手段】 本
発明にかかるビープ音
合成回路は、オーディオ信号源と、パルス信号源と、反
転入力に前記オーディオ信号源からのオーディオ信号が
第１の抵抗を介して入力され、非反転入力に前記パルス
信号源からのパルス信号がコンデンサ及び第２の抵抗を
介して入力され、反転入力及び出力間に帰還抵抗が接続
された差動増幅回路と、前記非反転入力に動作基準電圧
を印加する電圧源とからなるものである。
【０００８】
【作用】差動増幅回路の反転入力及び非反転入力にそれ
ぞれオーディオ信号及びパルス信号を入力すると共に前
記非反転入力に動作基準電圧を印加する。パルス信号源
からのパルス信号が非反転入力に印加されると、差動増
幅回路の動作基準電圧レベルがパルス信号で振られて変
動することにより、差動増幅回路の出力側に、増幅され
た出力オーディオ信号にビープ音がミックスされた合成
信号が得られ、出力端子に供給される。パルス信号源か
らのパルス信号とオーディオ源からのオーディオ信号が
インピーダンス的に分離されることになるので、パルス
信号源はオーディオ信号源からのオーディオ信号に対し
てインピーダンス的にも負荷容量的にも無関係にするこ
とができ悪影響を与えることがなく、ゲイン及び抵抗値
が自由に設定できる。
【０００９】
【発明の実施の形態】図１は、本発明にかかるビープ音
合成回路の一実施例を示す回路図である。図１におい
て、オーディオ信号源ＯＳＣ１からのオーディオ信号
は、抵抗Ｒ１を介してオペアンプＡ１の反転入力に入力
され、パルス信号源ＯＳＣ２からのパルス信号は、ＡＣ
結合コンデンサＣ１及び抵抗Ｒ３を介してオペアンプＡ
１の非反転入力に入力される。オペアンプＡ１は差動増
幅回路を構成し、そのゲインは抵抗Ｒ１及び帰還抵抗Ｒ
４により決定され、また動作基準電圧レベルはＤＣ電源
Ｖｒｅｆからの電圧が抵抗Ｒ２を介して非反転入力に印
加されて決定される。
【００１０】この時、ビープ音としてミックスされるパ
ルス信号源ＯＳＣ２からのパルス信号は、ＡＣ結合コン
デンサＣ１とミックス量を決定する抵抗Ｒ３により、抵
抗Ｒ２にワイヤードミックスされる。その結果、パルス
信号源ＯＳＣ２からのパルス信号がオペアンプＡ１の非
反転入力に印加された場合、オペアンプＡ１の動作基準
電圧レベルが変動することにより、オペアンプＡ１の出
力側に、増幅された出力オーディオ信号にビープ音がミ
ックスされた合成信号が得られ、出力端子ＯＵＴに供給
される。
【００１１】上記の回路構成では、パルス信号源からの
パルス信号とオーディオ源からのオーディオ信号がイン
ピーダンス的に分離されることになるので、パルス信号
源はオーディオ信号源からのオーディオ信号に対してイ
ンピーダンス的にも負荷容量的にも無関係にすることが
でき悪影響を与えることがなく、ゲイン及び抵抗値が自
由に設定できる。
【００１２】なお、パルス信号源に代わってオーディオ
信号源を用いて場合にも、２つのオーディオ信号源が互
いに影響を及ぼすことがなく、自由に信号レベル及び定
数や部品を選ぶことができる。
【００１３】
【発明の効果】本発明にかかるビープ音合成回路によれ
ば次のような効果が得られる。
（１）オーディオ信号ゲインとパルス源信号（ビープ
音）の比を各々独自にもとめることができ、設定しやす
い。
（２）オーディオ信号とパルス信号をインピーダンス的
に切り離して考えられるので、定数設定が高い抵抗値な
どを必要とせず、オーディオ信号に対するビープ音の比
をオーディオ信号出力値に影響を与えずに動作可能であ
る。
（３）オーディオ信号源がパルス信号源側の負荷容量の
影響による周波数特性の悪化、及び群遅延特性、及び磁
気コンデンサなど電圧に対する歪みを発生するコンデン
サのように、歪みの悪化させるものがオーディオ信号回
路上存在しなくなるので、歪みが悪化することもない。Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a beep sound synthesizing circuit. 2. Description of the Related Art As shown in FIG. 2, a conventional beep sound synthesizing circuit inputs an audio signal from an audio signal source OSC1 to a non-inverting input of an operational amplifier (operational amplifier) A1 and a feedback resistor R24. Signal source OSC to the inverting input of
2 to obtain a composite signal at the output terminal OUT. [0003] However, such a conventional circuit has the following disadvantages. (1) When synthesizing an audio signal and a pulse signal, if an attempt is made to increase the mixing amount of the pulse signal, the audio signal output level is inevitably affected by the relationship between the input impedance of the pulse signal source OSC2 and the resistance value of the feedback resistor R24. As a result, the output level decreases. Further, in order to reduce the above-mentioned influence on the audio signal source OSC1, the resistance value such as R21 must be appropriately selected so that the input impedance on the pulse signal source OSC2 side becomes a large value. Could not select the circuit constant. (2) A synthesized sound (beep sound) obtained by mixing a pulse signal with an audio signal is too strong when the pulse signal waveform of the pulse signal source OSC2 is left as a square wave. The fact that a parallel circuit of R22 and capacitor C22 is inserted,
These are load capacitances for the audio signal source OSC1, such as the connection of the C-coupling capacitor C21, and adverse effects on the frequency characteristics, the group delay characteristics, the magnetic capacitors, etc., and particularly, the deterioration of distortion are observed. SUMMARY OF THE INVENTION An object of the present invention is to provide a beep sound synthesizing circuit capable of making a pulse signal source independent of an audio signal in terms of impedance and load capacitance. It is in. [0006] [0007] beep combining circuit according to the present invention SUMMARY OF THE INVENTION includes an audio signal source, and the pulse signal source, the audio signal from the audio signal source to the inverting input is first A differential amplifier circuit that is input via a resistor, a pulse signal from the pulse signal source is input to a non-inverting input via a capacitor and a second resistor, and a feedback resistor is connected between the inverting input and the output; A voltage source for applying an operation reference voltage to the non-inverting input. An audio signal and a pulse signal are input to an inverting input and a non-inverting input of a differential amplifier circuit, and an operation reference voltage is applied to the non-inverting input. When the pulse signal from the pulse signal source is applied to the non-inverting input, the operating reference voltage level of the differential amplifier circuit is swung by the pulse signal and fluctuates, and the amplified signal is amplified at the output side of the differential amplifier circuit. A synthesized signal in which a beep sound is mixed with the output audio signal is obtained and supplied to the output terminal. Since the pulse signal from the pulse signal source and the audio signal from the audio source are separated by impedance, the pulse signal source is independent of the audio signal from the audio signal source in terms of impedance and load capacitance. The gain and the resistance value can be freely set without any adverse effect. FIG. 1 is a circuit diagram showing one embodiment of a beep sound synthesizing circuit according to the present invention. In FIG. 1, an audio signal from an audio signal source OSC1 is input to an inverting input of an operational amplifier A1 via a resistor R1, and a pulse signal from a pulse signal source OSC2 is
Operational amplifier A via coupling capacitor C1 and resistor R3
1 non-inverting input. The operational amplifier A1 forms a differential amplifier circuit, and the gain of the operational amplifier A1 is a resistance R1 and a feedback resistance R
4 and the operating reference voltage level is determined by applying the voltage from the DC power supply Vref to the non-inverting input via the resistor R2. At this time, the pulse signal from the pulse signal source OSC2 mixed as a beep sound is wired-mixed to the resistor R2 by the AC coupling capacitor C1 and the resistor R3 which determines the amount of mixing. As a result, when the pulse signal from the pulse signal source OSC2 is applied to the non-inverting input of the operational amplifier A1, the operating reference voltage level of the operational amplifier A1 fluctuates, and the amplified output audio signal is output to the output side of the operational amplifier A1. To obtain a composite signal obtained by mixing the beep sounds into the output signal OUT. In the above circuit configuration, since the pulse signal from the pulse signal source and the audio signal from the audio source are separated in terms of impedance, the pulse signal source has an impedance with respect to the audio signal from the audio signal source. The gain and the resistance value can be set freely without affecting the load and load capacity. When an audio signal source is used in place of the pulse signal source, the two audio signal sources do not affect each other, and the signal level, constant, and components can be freely selected. According to the beep sound synthesizing circuit of the present invention, the following effects can be obtained. (1) The ratio between the audio signal gain and the pulse source signal (beep sound) can be independently determined, and it is easy to set. (2) Since the audio signal and the pulse signal can be considered as being separated from each other in terms of impedance, the constant setting does not require a high resistance value and the ratio of the beep sound to the audio signal can be operated without affecting the audio signal output value. It is. (3) The audio signal source deteriorates the frequency characteristic due to the influence of the load capacitance on the pulse signal source side, the group delay characteristic, and the audio signal that deteriorates the distortion, such as a magnetic capacitor or other capacitor that generates a distortion with respect to voltage. Since it does not exist on the circuit, distortion does not worsen.
【図面の簡単な説明】
【図１】本発明にかかるビープ音合成回路の一実施例を
示す回路図である。
【図２】従来のビープ音合成回路の一例を示す回路図で
ある。
【符号の説明】
Ａ１ オペアンプ
ＯＳＣ１ オーディオ信号源
ＯＳＣ２ パルス信号源
ＯＵＴ 出力端子
Ｒ１〜Ｒ４ 抵抗
Ｃ１ コンデンサBRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit diagram showing one embodiment of a beep sound synthesizing circuit according to the present invention. FIG. 2 is a circuit diagram showing an example of a conventional beep sound synthesis circuit. [Description of Signs] A1 Operational amplifier OSC1 Audio signal source OSC2 Pulse signal source OUT Output terminals R1 to R4 Resistance C1 Capacitor
───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 平５−235644（ＪＰ，Ａ) 特開 昭64−88596（ＪＰ，Ａ) 特開 昭55−83872（ＪＰ，Ａ) 特開 昭57−58200（ＪＰ，Ａ) 実開 昭61−70414（ＪＰ，Ｕ) 実開 昭63−31493（ＪＰ，Ｕ) 実開 昭57−102208（ＪＰ，Ｕ) (58)調査した分野(Int.Cl.7，ＤＢ名) G10K 15/04 304 H03F 1/00 - 3/45 ──────────────────────────────────────────────────続 き Continuation of the front page (56) References JP-A-5-235644 (JP, A) JP-A-64-88596 (JP, A) JP-A-55-83872 (JP, A) JP-A-57-8857 58200 (JP, A) Fully open sho 61-70414 (JP, U) Fully open sho 63-31493 (JP, U) Fully open sho 57-102208 (JP, U) (58) Field surveyed (Int. 7 , DB name) G10K 15/04 304 H03F 1/00-3/45
Claims (1)
反転入力に前記オーディオ信号源からのオーディオ信号
が第１の抵抗を介して入力され、非反転入力に前記パル
ス信号源からのパルス信号がコンデンサ及び第２の抵抗
を介して入力され、反転入力及び出力間に帰還抵抗が接
続された差動増幅回路と、前記非反転入力に動作基準電
圧を印加する電圧源とからなることを特徴とするビープ
音合成回路。(57) [Claims 1] An audio signal source, a pulse signal source,
Audio signal from the audio signal source at the inverting input
Is input through a first resistor, and the pulse is input to a non-inverting input.
The pulse signal from the source signal source is a capacitor and a second resistor.
The feedback resistor is connected between the inverting input and the output.
Connected to the non-inverting input.
A beep sound synthesizing circuit comprising a voltage source for applying pressure .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP09967796A JP3481041B2 (en) | 1996-03-29 | 1996-03-29 | Beep sound synthesis circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP09967796A JP3481041B2 (en) | 1996-03-29 | 1996-03-29 | Beep sound synthesis circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH09269796A JPH09269796A (en) | 1997-10-14 |
| JP3481041B2 true JP3481041B2 (en) | 2003-12-22 |
Family
ID=14253669
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP09967796A Expired - Lifetime JP3481041B2 (en) | 1996-03-29 | 1996-03-29 | Beep sound synthesis circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3481041B2 (en) |
-
1996
- 1996-03-29 JP JP09967796A patent/JP3481041B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH09269796A (en) | 1997-10-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0476908B1 (en) | Amplifying circuit | |
| US20120207328A1 (en) | Dynamic bass equalization with modified sallen-key high pass filter | |
| US4393353A (en) | Negative feedback amplifying circuit having voltage negative feedback and current negative feedback circuits | |
| US6792121B2 (en) | Audio signal amplifier circuit and portable telephone set and portable electronic device using the same audio signal amplifier circuit | |
| JP3481041B2 (en) | Beep sound synthesis circuit | |
| US4801889A (en) | Amplifier for amplifying input signal voltage and supplying the same | |
| US5266905A (en) | Audio amplifier with amplified feedback | |
| JP2714241B2 (en) | Amplifier circuit | |
| JP3394116B2 (en) | Power supply ripple suppression circuit for differential amplifier | |
| US4110559A (en) | Loud-speaker output circuit | |
| JP3176322B2 (en) | Amplifier circuit with high attenuation | |
| JP3057397B2 (en) | Displacement proportional transducer | |
| JP2709984B2 (en) | Audio amplification circuit and audio system | |
| US5705951A (en) | Method for correction of error signals in a signal amplification system and an apparatus used for that purpose | |
| JPH0771357B2 (en) | Condenser microphone output circuit | |
| JPS63302699A (en) | Mfb device | |
| JPS5883413A (en) | Voltage current feedback amplifier | |
| KR890006740Y1 (en) | Phonetic signal of composition circuit for personal computer | |
| JPS6349936Y2 (en) | ||
| JPS6322793Y2 (en) | ||
| JPS60246111A (en) | Speaker driver for single power supply | |
| JPS6134748Y2 (en) | ||
| JPH02261205A (en) | Constant voltage power supply circuit for amplifier | |
| KR960010378Y1 (en) | Super wooper system | |
| JPS6133760Y2 (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20030624 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20030902 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071010 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081010 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081010 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091010 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091010 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101010 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111010 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121010 Year of fee payment: 9 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121010 Year of fee payment: 9 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121010 Year of fee payment: 9 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131010 Year of fee payment: 10 |
|
| EXPY | Cancellation because of completion of term |