JP2706673B2 - Printed wiring board - Google Patents
Printed wiring boardInfo
- Publication number
- JP2706673B2 JP2706673B2 JP3224966A JP22496691A JP2706673B2 JP 2706673 B2 JP2706673 B2 JP 2706673B2 JP 3224966 A JP3224966 A JP 3224966A JP 22496691 A JP22496691 A JP 22496691A JP 2706673 B2 JP2706673 B2 JP 2706673B2
- Authority
- JP
- Japan
- Prior art keywords
- conductive pattern
- printed wiring
- wiring board
- surface mount
- mount component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3452—Solder masks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Description
【0001】[0001]
【産業上の利用分野】この発明は、表面実装方式による
プリント配線板、詳しくは、表面実装部品を絶縁基板上
に設けた導電パターンに接着させて構成したプリント配
線板に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a printed wiring board using a surface mounting method, and more particularly, to a method for mounting a surface mounting component on an insulating substrate.
The present invention relates to a printed wiring board formed by adhering to a conductive pattern provided on a printed circuit board.
【0002】[0002]
【従来の技術】プリント配線板への部品実装方法のうち
で表面実装方式が高機能・高密度部品によって構成され
たOA機器等における部品実装コストの削減をはかる手
段として広く採用されている。また、電気・電子部品の
小型化、集積回路部品の開発に伴って、プリント配線板
上における表面実装部品の導電パターンの数やその配置
は多様化しており、導電パターン間隔も次第に狭くなっ
てきている。一方プリント配線板を多用しているOA機
器や情報処理機器が一般に広く使用されるようになった
ので、機器の使用環境条件もきびしくなっており、プリ
ント配線板に対する信頼性向上の要求も増している。2. Description of the Related Art Among component mounting methods on a printed wiring board, a surface mounting method is widely adopted as a means for reducing component mounting costs in OA equipment and the like constituted by high-performance and high-density components. In addition, with the miniaturization of electric and electronic components and the development of integrated circuit components, the number and arrangement of conductive patterns of surface mount components on printed wiring boards have been diversified, and the spacing between conductive patterns has also become narrower. I have. On the other hand, OA equipment and information processing equipment, which frequently use printed wiring boards, have become widely used in general, so that the use environment conditions of the equipment have become severe, and demands for improved reliability of printed wiring boards have increased. I have.
【0003】[0003]
【発明が解決しようとする課題】プリント配線板に表面
実装部品を電気的にも、また、機械的にも確実に接着さ
せるためには、導電パターン上に表面実装部品を水平に
接着させて半田熔融メッキのばらつきを防止することが
肝要であり、また、導電パターン相互間が半田によって
短絡されぬようにして接着させる必要がある。この発明
は、上述した課題を解決するためになされたものであっ
て、絶縁基板上の導電パターンに表面実装部品を水平に
接着させ、かつ導電パターン上に設けた半田熔融メッキ
のばらつきを補正できるようにした絶縁基板における半
田付け方法を改良したプリント配線板を提供することを
目的とするものである。In order to securely and electrically bond a surface-mounted component to a printed wiring board, the surface-mounted component is horizontally bonded to a conductive pattern and soldered. It is important to prevent variations in the hot-dip plating, and it is necessary to bond the conductive patterns so that the conductive patterns are not short-circuited by solder. The present invention has been made in order to solve the above-described problem, and can fix a surface mount component to a conductive pattern on an insulating substrate horizontally, and can correct a variation in a molten solder plating provided on the conductive pattern. it is an object to provide a printed wiring board having an improved soldering method in insulated substrate so as to.
【0004】[0004]
【課題を解決するための手段】上述した課題を解決する
ために、この発明によるプリント配線板は、絶縁基板上
に設けた導電パターンを介して表面実装部品を接着させ
て構成したプリント配線板において、前記導電パターン
の周辺部をソルダーレジストによって形成すると共に、
前記導電パターンの形状や配列に対応して大きさと個数
を定めたベタシルクを前記導電パターンと接触しない間
隔を保って前記ソルダーレジスト上に形成し、さらに、
前記ベタシルク上に塗布した仮止めボンドにより前記表
面実装部品と前記導電パターン上に設けた半田熔融メッ
キとの間隔を均一に保持させて前記絶縁基板上に前記表
面実装部品を接着させたものである。In order to solve the above-mentioned problems, a printed wiring board according to the present invention is provided on an insulating substrate.
Bonding surface mount components via the conductive pattern
In the printed wiring board, the conductive pattern
The peripheral part of is formed by solder resist,
Size and number according to the shape and arrangement of the conductive pattern
While the solid silk having the predetermined pattern is not in contact with the conductive pattern.
Formed on the solder resist while keeping a gap,
By the temporary bond applied on the solid silk,
The solder melting plate provided on the surface mount component and the conductive pattern
The distance from the key is kept uniform, and the surface
The surface-mounted components are bonded together .
【0005】[0005]
【作用】外形シルクと共に印刷するベタシルクの色をソ
ルダーレジストや導電パターンと異なった鮮明なものと
するとコントラストが明瞭になる。従って、このベタシ
ルクを仮止めボンド塗布の際のターゲットとすると、正
確にベタシルク上に仮止めボンドを塗布できる。また、
仮止めボンドの塗布量および位置の合否判定が容易にな
るので、表面実装部品をベタシルク上に水平に接着させ
ることができる。従って、表面実装部品と導電パターン
との間の半田熔融メッキのばらつきは少なくなる。な
お、ベタシルクの大きさと配列は導電パターンの形状や
配列によって定めてあるので、表面実装部品を絶縁基板
上に正確に接着させるのに役立つ。 The contrast becomes clear when the color of the solid silk printed together with the external silk is made distinct from the solder resist or the conductive pattern. Therefore, when this solid silk is used as a target in applying the temporary bond, the temporary bond can be accurately applied onto the solid silk. Also,
Since it is easy to determine whether or not the application amount and the position of the temporary bond are acceptable, the surface mount component can be horizontally adhered to the solid silk. Therefore, the variation in the hot-dip solder plating between the surface-mounted component and the conductive pattern is reduced. What
The size and arrangement of the solid silk depends on the shape of the conductive pattern and
The surface mount components are insulated
Helps to adhere accurately on top.
【0006】[0006]
【実施例】以下この発明に係るプリント配線板の実施例
を図面を参照にしながら説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments of the printed wiring board according to the present invention will be described below with reference to the drawings.
【0007】図1はこの発明によるプリント配線板の構
造を示す断面図であって、絶縁基板1の両面に表面実装
部品が取り付け可能なプリント配線板である。図1にお
いて、絶縁基板1上に設けてある導電パターン2の周辺
部はソルダーレジスト3が形成されており、前記導電パ
ターン2の上には半田熔融メッキ5を介して表面実装部
品(図示していない)が接着される。また、ベシタルク
4は前記導電パターンの形状や配列によってその大きさ
と個数が定めてあり、外形シルク6と共にソルダーレジ
スト3上に形成されている。図2は2125タイプのチ
ップ部品を実装する場合における導電パターン形成面を
示す平面図であって、2つの導電パターン2の間にそれ
ぞれ0.1mmの間隔を保って2つのベタシルク4を形成
した例である。図3はSOP(Small Outline Package
)・ICを実装する場合における平面図であって、I
Cの外形を4分割して2つのベタシルク4を形成した例
である。図4はQFP(Quad Flat Package )・ICを
実装する場合における平面図であって、ICの中心から
外形シルク6に接するベタシルク4を形成した例であ
る。また、図5は3端子のミニモールドを実装する場合
における平面図であって、ICの中央部にベタシルク4
をそれぞれの導電パターン2から0.1mmの間隔を保っ
て形成した例である。なお、上述した実施例におけるベ
タシルク4は凡て円形状であるが、この形状は所要に応
じて適宜選択すればよい。 [0007] Figure 1 is I sectional view showing a structure of a printed wiring board according to the present invention, surface-mounted on both sides of the insulating substrate 1
It is a printed wiring board to which parts can be attached. Figure 1
Around the conductive pattern 2 provided on the insulating substrate 1
The portion is formed with a solder resist 3, and a surface mount component (not shown) is adhered on the conductive pattern 2 via a molten solder plating 5. Also, Vesitark
4 is the size of the conductive pattern depending on its shape and arrangement.
And the number are determined, and soldering cash register with the outer silk 6
It is formed on the strike 3. FIG. 2 is a plan view showing a conductive pattern forming surface when a 2125 type chip component is mounted. Two solid silks 4 are formed between two conductive patterns 2 with a distance of 0.1 mm between them.
This is an example. Figure 3 shows SOP (Small Outline Package)
FIG. 3 is a plan view when mounting an IC,
This is an example in which the outer shape of C is divided into four to form two solid silks 4. FIG. 4 is a plan view of a case where a QFP (Quad Flat Package) / IC is mounted, and is an example in which a solid silk 4 contacting an outer silk 6 from the center of the IC is formed. Further, FIG. 5 is a plan view in case of mounting a mini mold 3 terminals, Betashiruku 4 in the central portion of the IC
Are formed at a distance of 0.1 mm from each conductive pattern 2. Note that the base in the above-described embodiment is
The tasque 4 has a circular shape.
May be selected as appropriate.
【0008】以上説明したように表面実装部品の種類と
その形状により導電パターンの形状と配列も変化するの
で、それぞれの状況に対応してベタシルクの大きさと個
数を決める必要がある。なお、導電パターンとベタシル
クとの間隙は何れの場合においても0.1mm程度とす
る。As described above, since the shape and arrangement of the conductive patterns also change depending on the type and shape of the surface mount component, it is necessary to determine the size and number of the solid silk according to each situation. . Note that the gap between the conductive pattern and the solid silk is about 0.1 mm in any case.
【0009】[0009]
【発明の効果】以上説明したように、この発明によるプ
リント配線板は表面実装部品を接着する導電パターンの
形状や配列に応じてベタシルクを設けてあるので、半田
熔融メッキのばらつきを補正して表面実装部品を絶縁基
板に正確に接着できる。従って、表面実装部品の脱落を
低減させることができ、ベタシルクの色をソルダーレジ
ストや導電パターンの色と異なった見易いものとするこ
とにより、表面実装部品を仮止めするボンド塗布のター
ゲットとすることができ、表面実装部品仮止めボンドの
塗布量および位置の合否判定を容易にする効果があり、
さらに接着工程における導電パターン相互間の短絡を防
止できる利点もある。As described above, the printed wiring board according to the present invention is provided with a solid silk in accordance with the shape and arrangement of the conductive pattern for bonding the surface mount components. The mounted components can be accurately bonded to the insulating substrate. Therefore, it is possible to reduce the detachment of the surface mount component, and to make the color of the solid silk different from the color of the solder resist or the conductive pattern so that it can be easily seen, so that the target of the bond application for temporarily fixing the surface mount component can be used. It has the effect of facilitating the pass / fail judgment of the application amount and position of the surface mount component temporary fixing bond,
Further, there is an advantage that a short circuit between the conductive patterns in the bonding step can be prevented.
【図1】この発明のプリント配線板の構造を示す断面
図。FIG. 1 is a sectional view showing the structure of a printed wiring board according to the present invention.
【図2】2125タイプのチップ部品を実装する場合の
平面図。FIG. 2 is a plan view when a 2125 type chip component is mounted.
【図3】SOP・ICを実装する場合の平面図。FIG. 3 is a plan view when an SOP IC is mounted.
【図4】QFP・ICを実装する場合の平面図。FIG. 4 is a plan view when a QFP / IC is mounted.
【図5】ミニモールドを実装する場合の平面図。FIG. 5 is a plan view when a mini mold is mounted.
1 絶縁基板2 導電パターン 3 ソルダーレジスト 4 ベタシルク 5 半田熔融メッキ 6 外形シルク DESCRIPTION OF SYMBOLS 1 Insulating substrate 2 Conductive pattern 3 Solder resist 4 Solid silk 5 Solder fusion plating 6 External silk
Claims (1)
パターンに接着させて構成したプリント配線板におい
て、 前記表面実装部品の種類や形状に応じて前記絶縁基板上
に設けた前記導電パターンの周辺部をソルダーレジスト
によって形成すると共に、前記導電パターンの形状や配
列に対応して大きさと個数を定めたベタシルクを前記導
電パターンと接触しない間隔を保って前記ソルダーレジ
スト上に形成し、さらに、前記ベタシルク上に塗布した
仮止めボンドにより前記表面実装部品と前記導電パター
ン上に設けた半田溶融メッキとの間隙を均一に保持さ
せ、前記半田溶融メッキを介して前記表面実装部品を前
記導電パターン上に均一に接着させることを特徴とする
プリント配線板。1. A conductive type in which a surface mount component is provided on an insulating substrate.
In a printed wiring board configured to be adhered to a pattern, on the insulating substrate according to the type and shape of the surface mount component
The peripheral portion of the conductive pattern provided on the substrate is formed by a solder resist, and the shape and arrangement of the conductive pattern are formed.
Battered silk with the size and number corresponding to the rows
Conductive pattern at a distance that is not in contact with is formed on the solder resist, further, uniformly the gap between the molten solder plating provided on the surface mount component and the conductive pattern on the tacking bond coated on the Betashiruku preservation
So, before the surface mounting component through the molten solder plating
Printed circuit board, characterized in that to uniformly adhere to the serial conductive pattern.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3224966A JP2706673B2 (en) | 1991-08-09 | 1991-08-09 | Printed wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3224966A JP2706673B2 (en) | 1991-08-09 | 1991-08-09 | Printed wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0548255A JPH0548255A (en) | 1993-02-26 |
JP2706673B2 true JP2706673B2 (en) | 1998-01-28 |
Family
ID=16822001
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3224966A Expired - Fee Related JP2706673B2 (en) | 1991-08-09 | 1991-08-09 | Printed wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2706673B2 (en) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4301279A (en) * | 1979-02-23 | 1981-11-17 | Ciba-Geigy Corporation | Process for the production of 3-hydroxy compounds |
JPS6173828A (en) * | 1984-09-19 | 1986-04-16 | Shinko Kosen Kogyo Kk | Manufacture of high strength and toughness steel wire |
-
1991
- 1991-08-09 JP JP3224966A patent/JP2706673B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH0548255A (en) | 1993-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5367435A (en) | Electronic package structure and method of making same | |
JPS61288493A (en) | Part terminal number display for circuit board | |
JPH11233531A (en) | Structure and method for packaging electronic part | |
JP2706673B2 (en) | Printed wiring board | |
JP2554694Y2 (en) | Printed board | |
JP2717198B2 (en) | Method of forming bumps on printed wiring board | |
JPS6222497A (en) | Metal core wiring board | |
JPH05259372A (en) | Hibrid ic | |
JPH0936275A (en) | Manufacture of surface mount semiconductor device | |
US20040119155A1 (en) | Metal wiring board and method for manufacturing the same | |
JPH0645763A (en) | Printed wiring board | |
JP2652222B2 (en) | Substrate for mounting electronic components | |
JP2543858Y2 (en) | Printed board | |
JPS63283051A (en) | Substrate for hybrid integrated circuit device | |
JP3978906B2 (en) | IC package | |
JPH0613741A (en) | Circuit board for surface mount component | |
JP2554693Y2 (en) | Printed board | |
JPS5923432Y2 (en) | semiconductor equipment | |
JP2674394B2 (en) | Tape carrier package mounting device | |
JPS6211296A (en) | Mounting of circuit part | |
JPH07176681A (en) | Semiconductor circuit package | |
JP2553989Y2 (en) | Electronic components | |
JPH08274425A (en) | Printed wiring board | |
JPH0344945A (en) | Mounting of semiconductor device | |
JPH03269962A (en) | Electrical connecting member |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081017 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081017 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091017 Year of fee payment: 12 |
|
LAPS | Cancellation because of no payment of annual fees |