JP2015231056A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2015231056A5 JP2015231056A5 JP2014114776A JP2014114776A JP2015231056A5 JP 2015231056 A5 JP2015231056 A5 JP 2015231056A5 JP 2014114776 A JP2014114776 A JP 2014114776A JP 2014114776 A JP2014114776 A JP 2014114776A JP 2015231056 A5 JP2015231056 A5 JP 2015231056A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- phase
- phase shift
- shift circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000010363 phase shift Effects 0.000 claims 14
- 230000003321 amplification Effects 0.000 claims 2
- 238000003199 nucleic acid amplification method Methods 0.000 claims 2
- 230000001934 delay Effects 0.000 claims 1
- 230000003111 delayed effect Effects 0.000 claims 1
Claims (4)
前記第1信号、前記第2信号及び前記第3信号をそれぞれ同一の条件で増幅して、第1増幅信号、第2増幅信号及び第3増幅信号を生成する増幅手段と、
前記第1増幅信号、前記第2増幅信号及び前記第3増幅信号の位相を変化させて、それぞれ{(θ2+2pπ/3),(θ2+pπ/3),θ2}の位相を有する第1移相信号、第2移相信号及び第3移相信号を生成する移相手段と、
前記第1移相信号、前記第2移相信号及び前記第3移相信号を合成する合成手段と、
を備え、
前記信号生成手段は、
前記入力信号の位相を変化させ、相対的にqπ/2(qは、0を除く整数)だけ位相が異なる2つの信号を出力する第1移相回路と、
前記第1移相回路が出力した2つの信号のうちの1つの信号の位相を変化させ、相対的にqπ/2(qは、0を除く整数)だけ位相が異なる2つの信号を出力する第2移相回路と、
前記第2移相回路が出力した信号を遅延させることにより、前記第2信号及び前記第3信号を生成する遅延回路と、
を有する電力増幅装置。 A first signal and a second signal having different phases {θ 1 , (θ 1 + pπ / 3), (θ 1 + 2pπ / 3)} (p is an integer excluding an integer multiple of 0 and 3) based on the input signal Signal generating means for generating a signal and a third signal;
Amplifying means for amplifying the first signal, the second signal, and the third signal under the same conditions to generate a first amplified signal, a second amplified signal, and a third amplified signal;
The phases of the first amplified signal, the second amplified signal, and the third amplified signal are changed to have the phases {(θ 2 + 2pπ / 3), (θ 2 + pπ / 3), θ 2 }, respectively. Phase shifting means for generating one phase shifting signal, a second phase shifting signal, and a third phase shifting signal;
Combining means for combining the first phase shift signal, the second phase shift signal, and the third phase shift signal;
Equipped with a,
The signal generating means includes
A first phase shift circuit that changes the phase of the input signal and outputs two signals that are relatively different in phase by qπ / 2 (q is an integer other than 0);
The first phase shift circuit changes the phase of one of the two signals output, and outputs two signals that are relatively different in phase by qπ / 2 (q is an integer other than 0). Two phase shift circuits;
A delay circuit that generates the second signal and the third signal by delaying the signal output from the second phase shift circuit;
A power amplifying apparatus.
請求項1に記載の電力増幅装置。 The power amplification device according to claim 1.
請求項1又は2に記載の電力増幅装置。 The power amplification device according to claim 1 or 2.
前記第2移相回路は、前記第1移相回路が出力した信号を電力分配比1:1で分配することにより、前記第2信号及び前記第3信号を出力する、 The second phase shift circuit outputs the second signal and the third signal by distributing the signal output from the first phase shift circuit at a power distribution ratio of 1: 1.
請求項1から3のいずれか1項に記載の電力増幅装置。 The power amplifying device according to any one of claims 1 to 3.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014114776A JP6359878B2 (en) | 2014-06-03 | 2014-06-03 | Power amplifier |
PCT/JP2015/065091 WO2015186569A1 (en) | 2014-06-03 | 2015-05-26 | Power amplification device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014114776A JP6359878B2 (en) | 2014-06-03 | 2014-06-03 | Power amplifier |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2015231056A JP2015231056A (en) | 2015-12-21 |
JP2015231056A5 true JP2015231056A5 (en) | 2017-06-08 |
JP6359878B2 JP6359878B2 (en) | 2018-07-18 |
Family
ID=54766642
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2014114776A Active JP6359878B2 (en) | 2014-06-03 | 2014-06-03 | Power amplifier |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP6359878B2 (en) |
WO (1) | WO2015186569A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111740710B (en) * | 2020-06-03 | 2025-04-01 | 唯捷创芯(天津)电子技术股份有限公司 | RF power amplifier, RF front-end module and communication terminal |
JP7542773B2 (en) | 2022-02-25 | 2024-08-30 | 三菱電機株式会社 | Low Distortion Amplifier |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09148849A (en) * | 1995-11-21 | 1997-06-06 | Nippon Telegr & Teleph Corp <Ntt> | Power amplifier |
JP3209086B2 (en) * | 1996-04-24 | 2001-09-17 | 松下電器産業株式会社 | Power combiner and power divider |
JP3502572B2 (en) * | 1999-06-10 | 2004-03-02 | 株式会社日立国際電気 | Amplifier |
US6242979B1 (en) * | 2000-02-23 | 2001-06-05 | Motorola, Inc. | Linearization using parallel cancellation in linear power amplifier |
JP2007243491A (en) * | 2006-03-07 | 2007-09-20 | R & K:Kk | Amplifier circuit |
-
2014
- 2014-06-03 JP JP2014114776A patent/JP6359878B2/en active Active
-
2015
- 2015-05-26 WO PCT/JP2015/065091 patent/WO2015186569A1/en active Application Filing
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2016138860A8 (en) | Polarization state aligner (psa) | |
EP2903162A3 (en) | A MDLL/PLL hybrid design with uniformly distributed output phases | |
WO2010057037A3 (en) | Lo generation with deskewed input oscillator signal and single ended dynamic divider for differential quadrature signals | |
EP2869464A3 (en) | Adaptive adjustment of power splitter | |
TW201613286A (en) | Circuits and methods for 2G amplification using 3G/4G linear path combination | |
JP2016042697A5 (en) | ||
WO2014197676A3 (en) | Circuits and method to enable efficient generation of direct digital synthesizer based waveforms of arbitrary bandwidth | |
WO2011075540A3 (en) | Techniques for providing reduced duty cycle distortion | |
Caruso et al. | A new faster algorithm for factoring skew polynomials over finite fields | |
JP2010088108A5 (en) | ||
JP2016530794A5 (en) | ||
JP2010171737A5 (en) | ||
EP2360834A3 (en) | Frequency multiplier | |
JP2008199490A5 (en) | ||
WO2015126814A3 (en) | Content-aware audio modes | |
JP2013517711A5 (en) | ||
JP2015502688A5 (en) | ||
WO2016137802A8 (en) | Vector signal alignment for digital vector processign using vector transforms | |
JP2018171666A5 (en) | Control device and robot system | |
MX2015014189A (en) | Apparatus and method for center signal scaling and stereophonic enhancement based on a signal-to-downmix ratio. | |
JP2015062278A5 (en) | Signal processing circuit | |
WO2017034777A8 (en) | A transmitter circuit for and methods of generating a modulated signal in a transmitter | |
MX342099B (en) | Device, method and computer program for freely selectable frequency shifts in the sub-band domain. | |
PH12016501524A1 (en) | Reception and generation of light | |
WO2014133768A3 (en) | Configurable time delays for equalizing pulse width modulation timing |