JP2013008945A - コアレス基板の製造方法 - Google Patents
コアレス基板の製造方法 Download PDFInfo
- Publication number
- JP2013008945A JP2013008945A JP2012092019A JP2012092019A JP2013008945A JP 2013008945 A JP2013008945 A JP 2013008945A JP 2012092019 A JP2012092019 A JP 2012092019A JP 2012092019 A JP2012092019 A JP 2012092019A JP 2013008945 A JP2013008945 A JP 2013008945A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- forming
- manufacturing
- protective layer
- coreless substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0097—Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
- H05K2203/308—Sacrificial means, e.g. for temporarily filling a space for making a via or a cavity or for making rigid-flexible PCBs
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
【解決手段】(A)キャリア110の一面に開口部形成用ドライフィルム122をパターニングする段階と、(B)開口部形成用ドライフィルム122がパターニングされたキャリア110に、第1の保護層130を形成する段階と、(C)第1の保護層130にパッド142を含む回路層140を形成する段階と、(D)回路層140が形成された前記第1の保護層130にビルドアップ層150を形成する段階と、(E)ビルドアップ層150を形成した後、キャリア110を第1の保護層130から分離する段階と、(F)開口部形成用ドライフィルム122を第1の保護層130から除去してパッド142を露出させる段階と、を含む。
【選択図】図7
Description
100b 下部基板
110 キャリア
112、160 絶縁層
114 金属箔
120 ドライフィルム
122 開口部形成用ドライフィルム
130 第1の保護層
140、170 回路層
142 パッド
144 配線回路
150 ビルドアップ層
162 ビアホール
180 第2の保護層
190 開口部
200 表面処理層
Claims (11)
- (A)キャリアの一面に開口部形成用ドライフィルムをパターニングする段階と、
(B)前記開口部形成用ドライフィルムがパターニングされた前記キャリアに、第1の保護層を形成する段階と、
(C)前記第1の保護層にパッドを含む回路層を形成する段階と、
(D)前記回路層が形成された前記第1の保護層に、ビルドアップ層を形成する段階と、
(E)前記ビルドアップ層を形成した後、前記キャリアを前記第1の保護層から分離する段階と、
(F)前記開口部形成用ドライフィルムを前記第1の保護層から除去して前記パッドを露出させる段階と、を含むことを特徴とするコアレス基板の製造方法。 - 前記(F)段階で、前記開口部形成用ドライフィルムを剥離して除去することを特徴とする請求項1に記載のコアレス基板の製造方法。
- 前記(A)段階は、
前記キャリア部材の一面にドライフィルムを形成する段階と、
前記ドライフィルムを露光、現像してパターニングする段階と、を含むことを特徴とする請求項1に記載のコアレス基板の製造方法。 - 前記(F)段階以降に、
前記パッドに残っている前記第1の保護層を除去する段階をさらに含むことを特徴とする請求項1に記載のコアレス基板の製造方法。 - 前記(F)段階以降に、
前記パッドに表面処理層を形成する段階をさらに含むことを特徴とする請求項1に記載のコアレス基板の製造方法。 - 前記表面処理層は、有機保護膜(Organic Soldrability Preservative;OSP)処理層または無電解ニッケル/金メッキ(Electroless Nickel Immersion Gold;ENIG)層からなることを特徴とする請求項5に記載のコアレス基板の製造方法。
- 前記(D)段階以降に、
前記ビルドアップ層に第2の保護層を形成する段階をさらに含むことを特徴とする請求項1に記載のコアレス基板の製造方法。 - 前記第1の保護層は、ソルダーレジストまたは味の素ビルドアップフィルム(Ajinomoto build−up film;ABF)からなることを特徴とする請求項1に記載のコアレス基板の製造方法。
- 前記第2の保護層は、ソルダーレジストまたは味の素ビルドアップフィルム(Ajinomoto build−up film;ABF)からなることを特徴とする請求項7に記載のコアレス基板の製造方法。
- 前記キャリアは、絶縁層及び絶縁層の両面に形成された金属箔を含むことを特徴とする請求項1に記載のコアレス基板の製造方法。
- 前記金属箔は、銅箔からなることを特徴とする請求項10に記載のコアレス基板の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2011-0061871 | 2011-06-24 | ||
KR1020110061871A KR101222828B1 (ko) | 2011-06-24 | 2011-06-24 | 코어리스 기판의 제조방법 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2013008945A true JP2013008945A (ja) | 2013-01-10 |
Family
ID=47360447
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012092019A Pending JP2013008945A (ja) | 2011-06-24 | 2012-04-13 | コアレス基板の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20120324723A1 (ja) |
JP (1) | JP2013008945A (ja) |
KR (1) | KR101222828B1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101055462B1 (ko) | 2010-01-07 | 2011-08-08 | 삼성전기주식회사 | 인쇄회로기판 제조용 캐리어와 그 제조방법 및 이를 이용한 인쇄회로기판의 제조방법 |
CN107241875B (zh) * | 2016-03-28 | 2019-05-07 | 上海美维科技有限公司 | 一种双面埋线印制板的制造方法 |
CN113725148B (zh) * | 2021-08-16 | 2024-05-03 | 宁波华远电子科技有限公司 | 一种无芯基板的制作方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11274727A (ja) * | 1998-01-19 | 1999-10-08 | Cmk Corp | 多層プリント配線板の製造方法 |
JP2005327780A (ja) * | 2004-05-12 | 2005-11-24 | Nec Corp | 配線基板及びそれを用いた半導体パッケージ |
WO2008001915A1 (fr) * | 2006-06-30 | 2008-01-03 | Nec Corporation | Carte de câblage, dispositif à semi-conducteurs l'utilisant et leurs procédés de fabrication |
JP2008021921A (ja) * | 2006-07-14 | 2008-01-31 | Nec Electronics Corp | 配線基板、半導体装置およびその製造方法 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5200362A (en) * | 1989-09-06 | 1993-04-06 | Motorola, Inc. | Method of attaching conductive traces to an encapsulated semiconductor die using a removable transfer film |
US6794273B2 (en) * | 2002-05-24 | 2004-09-21 | Fujitsu Limited | Semiconductor device and manufacturing method thereof |
KR100704919B1 (ko) * | 2005-10-14 | 2007-04-09 | 삼성전기주식회사 | 코어층이 없는 기판 및 그 제조 방법 |
US8030138B1 (en) * | 2006-07-10 | 2011-10-04 | National Semiconductor Corporation | Methods and systems of packaging integrated circuits |
US7445959B2 (en) * | 2006-08-25 | 2008-11-04 | Infineon Technologies Ag | Sensor module and method of manufacturing same |
MY150055A (en) * | 2007-01-16 | 2013-11-29 | Sumitomo Bakelite Co | Insulating resin sheet laminate and multi-layer printed circuit board including insulating resin sheet laminate |
US7955953B2 (en) * | 2007-12-17 | 2011-06-07 | Freescale Semiconductor, Inc. | Method of forming stacked die package |
KR100956688B1 (ko) * | 2008-05-13 | 2010-05-10 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
KR20100043547A (ko) * | 2008-10-20 | 2010-04-29 | 삼성전기주식회사 | 필드 비아 패드를 갖는 코어리스 기판 및 그 제조방법 |
KR101006619B1 (ko) * | 2008-10-20 | 2011-01-07 | 삼성전기주식회사 | 라운드형 솔더범프를 갖는 인쇄회로기판 및 그 제조방법 |
KR20100065689A (ko) * | 2008-12-08 | 2010-06-17 | 삼성전기주식회사 | 금속범프를 갖는 인쇄회로기판 및 그 제조방법 |
KR101055586B1 (ko) * | 2009-07-03 | 2011-08-08 | 삼성전기주식회사 | 금속범프를 갖는 인쇄회로기판의 제조방법 |
TWI393233B (zh) | 2009-08-18 | 2013-04-11 | Unimicron Technology Corp | 無核心層封裝基板及其製法 |
KR101055570B1 (ko) * | 2009-12-02 | 2011-08-08 | 삼성전기주식회사 | 인쇄회로기판의 제조방법 |
KR20110077403A (ko) * | 2009-12-30 | 2011-07-07 | 삼성전기주식회사 | 기판 제조용 캐리어 부재 및 이를 이용한 기판의 제조방법 |
-
2011
- 2011-06-24 KR KR1020110061871A patent/KR101222828B1/ko not_active IP Right Cessation
-
2012
- 2012-04-13 JP JP2012092019A patent/JP2013008945A/ja active Pending
- 2012-04-17 US US13/448,869 patent/US20120324723A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11274727A (ja) * | 1998-01-19 | 1999-10-08 | Cmk Corp | 多層プリント配線板の製造方法 |
JP2005327780A (ja) * | 2004-05-12 | 2005-11-24 | Nec Corp | 配線基板及びそれを用いた半導体パッケージ |
WO2008001915A1 (fr) * | 2006-06-30 | 2008-01-03 | Nec Corporation | Carte de câblage, dispositif à semi-conducteurs l'utilisant et leurs procédés de fabrication |
JP2008021921A (ja) * | 2006-07-14 | 2008-01-31 | Nec Electronics Corp | 配線基板、半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
KR20130001015A (ko) | 2013-01-03 |
US20120324723A1 (en) | 2012-12-27 |
KR101222828B1 (ko) | 2013-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20140083744A1 (en) | Printed circuit board and method for manufacturing same | |
JP2009295949A (ja) | 電子部品内装型プリント基板及びその製造方法 | |
TWI392428B (zh) | Method for manufacturing double sided flexible printed wiring board | |
JP2006173554A (ja) | ウィンドウを備えたボールグリッドアレイ基板およびその製造方法 | |
US20140102767A1 (en) | Multi-layer type printed circuit board and method of manufacturing the same | |
JP2009283671A (ja) | プリント配線板の製造方法 | |
KR101222828B1 (ko) | 코어리스 기판의 제조방법 | |
KR100772432B1 (ko) | 인쇄 회로 기판 제조 방법 | |
KR20170033191A (ko) | 인쇄회로기판 및 그 제조 방법 | |
KR20110064216A (ko) | 범프를 구비한 회로기판 및 그 제조 방법 | |
KR101596098B1 (ko) | 인쇄회로기판의 제조방법 | |
KR101987378B1 (ko) | 인쇄회로기판의 제조 방법 | |
KR100674295B1 (ko) | 다층 인쇄회로기판의 제조방법 | |
KR101194552B1 (ko) | 인쇄회로기판 및 그 제조방법 | |
KR20070101459A (ko) | 연성인쇄회로기판의 동도금방법 | |
CN110876239B (zh) | 电路板及其制作方法 | |
KR20120028566A (ko) | 캐리어 부재 및 이를 이용한 인쇄회로기판의 제조방법 | |
KR101156776B1 (ko) | 인쇄회로기판의 제조방법 | |
JP7390846B2 (ja) | リジッド・フレックス多層プリント配線板及びその製造方法 | |
KR101231522B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
KR101156924B1 (ko) | 인쇄회로기판의 제조방법 | |
KR101231343B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
KR101154700B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
KR101905881B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
JP2013080889A (ja) | プリント回路基板及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130730 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20131030 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20131105 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20131202 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20131205 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20140325 |