[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JP2010050282A - Method of evaluating silicon monocrystalline substrate and method of manufacturing epitaxial substrate - Google Patents

Method of evaluating silicon monocrystalline substrate and method of manufacturing epitaxial substrate Download PDF

Info

Publication number
JP2010050282A
JP2010050282A JP2008213232A JP2008213232A JP2010050282A JP 2010050282 A JP2010050282 A JP 2010050282A JP 2008213232 A JP2008213232 A JP 2008213232A JP 2008213232 A JP2008213232 A JP 2008213232A JP 2010050282 A JP2010050282 A JP 2010050282A
Authority
JP
Japan
Prior art keywords
single crystal
silicon single
type silicon
substrate
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008213232A
Other languages
Japanese (ja)
Other versions
JP5077145B2 (en
Inventor
Chisa Yoshida
知佐 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Priority to JP2008213232A priority Critical patent/JP5077145B2/en
Publication of JP2010050282A publication Critical patent/JP2010050282A/en
Application granted granted Critical
Publication of JP5077145B2 publication Critical patent/JP5077145B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method of evaluating a silicon monocrystalline substrate, which can identify and quantify heavy metals such as Fe or Mo with high sensitivity, which is necessary for manufacturing an N/N/N epitaxial substrate, and to provide a method of manufacturing an epitaxial substrate, which can obtain a good epitaxial substrate with a low concentration of heavy metal impurities such as Fe or Mo. <P>SOLUTION: The method of evaluating a silicon monocrystalline substrate includes steps of: preparing a P-type silicon monocrystalline substrate: growing an N-type silicon monocrystalline thin film by vapor deposition on one principal surface of the P-type silicon monocrystalline substrate; exposing the principal surface of the P-type silicon monocrystalline substrate by removing only the N-type silicon monocrystalline thin film from the P-type silicon monocrystalline substrate having the N-type silicon monocrystalline thin film; and measuring the concentration of heavy metals in the P-type silicon monocrystalline substrate, the principal surface of which has been exposed by DLTS method. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明はシリコン単結晶基板の評価方法と、その評価方法を用いたエピタキシャル基板の製造方法に関する。   The present invention relates to a method for evaluating a silicon single crystal substrate and a method for manufacturing an epitaxial substrate using the evaluation method.

近年、CCDやCISなどの撮像素子用基板として使用されるようになってきたエピタキシャル基板は、基材基板上に単結晶薄膜を形成させたものである。このエピタキシャル基板は、抵抗率や導電型の異なる層を積み重ねて形成することが可能であり、様々な層構造を基板表層に作り込むことが出来る。   In recent years, an epitaxial substrate that has come to be used as a substrate for an image sensor such as a CCD or CIS has a single crystal thin film formed on a base substrate. This epitaxial substrate can be formed by stacking layers having different resistivity and conductivity type, and various layer structures can be formed on the substrate surface layer.

このような撮像素子用エピタキシャル基板では、基板中の重金属不純物レベルを低くすることが非常に重要である。というのも、シリコン単結晶基板中に存在する金属不純物は、深い準位をつくって再結合中心になると一般に考えられている。特に金属不純物が基板表面近傍に存在するとデバイス特性に影響を及ぼすと考えられる。
例えばデバイス活性層に金属不純物が存在すると、生成中心から電荷のわき出しが起こり、その結果、暗電流が発生してしまう。この暗電流レベルが悪くなると、白傷と呼ばれる撮像素子特有のデバイス特性不良が発生してしまう。
In such an epitaxial substrate for an image sensor, it is very important to reduce the level of heavy metal impurities in the substrate. This is because it is generally considered that a metal impurity present in a silicon single crystal substrate forms a deep level and becomes a recombination center. In particular, the presence of metal impurities in the vicinity of the substrate surface is thought to affect device characteristics.
For example, when a metal impurity is present in the device active layer, a charge is generated from the generation center, and as a result, a dark current is generated. If this dark current level is deteriorated, a device characteristic defect unique to the imaging element called white scratch occurs.

一般に、エピタキシャル基板を製造するためには、高温で単結晶薄膜を気相成長させる。そのため、単結晶薄膜を堆積する時、気相成長炉内に金属不純物が存在すると、単結晶薄膜が金属不純物による汚染を受けてしまう。これらの金属の汚染源としては、例えば、原料として用いるシリコン結晶やシリコン含有化合物の他に、反応炉、例えば石英ベルジャーや石英シリンダーの洗浄または乾燥時に付着した金属不純物、反応炉を構成する素材に含まれる金属不純物、装置の配管系に通常用いられるステンレス成分等が考えられる。   In general, in order to manufacture an epitaxial substrate, a single crystal thin film is vapor-phase grown at a high temperature. Therefore, when a single crystal thin film is deposited, if a metal impurity is present in the vapor phase growth furnace, the single crystal thin film is contaminated by the metal impurity. Sources of contamination of these metals include, for example, silicon crystals and silicon-containing compounds used as raw materials, metal impurities deposited during cleaning or drying of reaction furnaces such as quartz bell jars and quartz cylinders, and materials constituting the reaction furnace. Possible metal impurities, stainless steel components normally used in the piping system of the apparatus, and the like.

シリコン単結晶基板やエピタキシャル基板中に取り込まれてしまう金属不純物のうちのステンレス部材に含まれるMo、Fe、Ni、およびCrの中で、特に注意が必要なのはFeとMoである。
Feは強い再結合中心となるため、それが生成中心となって暗電流レベルを悪化させやすい。またMoは塩化物になりにくく他の不純物に比べ反応炉内に残留しやすい。そのため、いわゆる反応炉の空焼きやベーパーエッチングなどでクリーニングされにくく、結果としてシリコン単結晶基板やエピタキシャル基板中に取り込まれてしまうためである。
Among Mo, Fe, Ni, and Cr contained in the stainless steel member among the metal impurities that are taken into the silicon single crystal substrate or the epitaxial substrate, it is Fe and Mo that require special attention.
Since Fe becomes a strong recombination center, it becomes a production center and tends to deteriorate the dark current level. Further, Mo is less likely to become a chloride and is likely to remain in the reaction furnace as compared with other impurities. Therefore, it is difficult to clean by so-called baking in a reactor or vapor etching, and as a result, it is taken into a silicon single crystal substrate or an epitaxial substrate.

このような金属不純物元素の評価方法として、ウェーハライフタイム測定(WLT)や表面光起電力法(SPV)、Deep Level Transient Spectroscopy法(DLTS)、及び化学分析法が挙げられる(例えば非特許文献1参照)。   Such metal impurity element evaluation methods include wafer lifetime measurement (WLT), surface photovoltaic method (SPV), Deep Level Transient Spectroscopy method (DLTS), and chemical analysis method (for example, see Non-Patent Document 1). ).

「半導体大事典」(工業調査会、1999年11月22日発行)146〜147頁、1065〜1066頁“Semiconductor Encyclopedia” (Industry Research Committee, published on November 22, 1999) pages 146-147, pages 1065-1066

しかし、WLT法は不純物に対し高感度ではあるものの、汚染元素種が何であるのか、またその量がどの程度かといった不純物の同定と定量ができない。また、SPV法はP型シリコン単結晶基板中のFe濃度に関しては高感度に定量測定が出来るが、シリコン単結晶基板がN型の場合や、元素がFe以外の例えばMoについてはWLT法と同じく元素の同定や定量はできない。
化学分析法は不純物回収方法と分析装置の組み合わせを選定することで、ほぼ全ての不純物元素の同定と定量が可能である。しかし、感度がWLT法やSPV法に比べ低く、また処理や測定にも時間と手間がかかってしまう。
However, although the WLT method is highly sensitive to impurities, it cannot identify and quantify impurities such as what kind of contaminating element is and how much it is. The SPV method can perform quantitative measurement with high sensitivity with respect to the Fe concentration in the P-type silicon single crystal substrate. However, when the silicon single crystal substrate is N-type or when the element is other than Fe, for example, Mo, the same as the WLT method. Element identification and quantification are not possible.
The chemical analysis method can identify and quantify almost all impurity elements by selecting a combination of impurity recovery method and analyzer. However, the sensitivity is lower than that of the WLT method or SPV method, and processing and measurement take time and labor.

DLTS法は不純物元素が形成する深い準位の量を直接測定できる優れた方法である。P型シリコン単結晶基板に関してはFe、Moともに高感度に同定と定量が可能である。しかし、N型に関してはFe汚染の検出は出来ない。また、Moに関しても検出は出来るとされているが、P型と比べシリコン単結晶中での電気的活性度が低い為、測定感度がP型の場合の10分の1以下まで落ちてしまう。   The DLTS method is an excellent method that can directly measure the amount of deep levels formed by impurity elements. With respect to a P-type silicon single crystal substrate, both Fe and Mo can be identified and quantified with high sensitivity. However, Fe contamination cannot be detected for the N type. Although it is also possible to detect Mo, since the electrical activity in the silicon single crystal is lower than that of the P type, the measurement sensitivity falls to 1/10 or less of that of the P type.

一方、画素数が高く高感度のCCDやCIS撮像素子向けのエピタキシャル基板には、そのデバイス特性の点からN型シリコン単結晶基板にN型の一層または多層の単結晶薄膜を堆積したN/N/Nエピタキシャル基板を使用することが多い。
つまり、より不純物レベルの管理が必要とされる高画素数高感度CCD及びCIS向けのN/N/Nエピタキシャル基板について、従来の不純物測定方法ではFeとMoの同定と定量を高感度に評価することが出来ないという問題点があった。
On the other hand, an epitaxial substrate for a CCD or CIS imaging device having a high number of pixels and high sensitivity has an N / N single-layer or multilayer single crystal thin film deposited on an N-type silicon single crystal substrate in terms of device characteristics. An / N epitaxial substrate is often used.
In other words, with respect to high-pixel-number high-sensitivity CCD and CIS N / N / N epitaxial substrates that require more impurity level management, the conventional impurity measurement method evaluates the identification and quantification of Fe and Mo with high sensitivity. There was a problem that it was not possible.

本発明は前述の問題点を鑑みてなされたもので、N/N/Nエピタキシャル基板を製造する際に必要となる、FeやMo等の重金属の同定と定量を高感度に行うことのできるシリコン単結晶基板の評価方法、及びFeやMo等の重金属不純物濃度が低い良好なエピタキシャル基板を得ることが出来るエピタキシャル基板の製造方法を提供することを目的とする。   The present invention has been made in view of the above-mentioned problems, and silicon capable of performing identification and quantification of heavy metals such as Fe and Mo, which are necessary when manufacturing an N / N / N epitaxial substrate, with high sensitivity. An object of the present invention is to provide a method for evaluating a single crystal substrate and a method for producing an epitaxial substrate capable of obtaining a good epitaxial substrate having a low concentration of heavy metal impurities such as Fe and Mo.

上記課題を解決するため、本発明では、P型シリコン単結晶基板を準備する工程と、該P型シリコン単結晶基板の一主表面上にN型シリコン単結晶薄膜を気相成長させる工程と、該N型シリコン単結晶薄膜を有するP型シリコン単結晶基板の前記N型シリコン単結晶薄膜のみを除去して前記P型シリコン単結晶基板の主表面を露出させる工程と、DLTS法によって該主表面を露出させたP型シリコン単結晶基板の重金属濃度の測定を行う工程と、を含むことを特徴とするシリコン単結晶基板の評価方法を提供する(請求項1)。   In order to solve the above problems, in the present invention, a step of preparing a P-type silicon single crystal substrate, a step of vapor-growing an N-type silicon single crystal thin film on one main surface of the P-type silicon single crystal substrate, Removing only the N-type silicon single crystal thin film from the P-type silicon single crystal substrate having the N-type silicon single crystal thin film to expose the main surface of the P-type silicon single crystal substrate; And a step of measuring the heavy metal concentration of the P-type silicon single crystal substrate with the exposed silicon. (Claim 1) A method for evaluating a silicon single crystal substrate is provided.

このように、P型シリコン単結晶基板上にN型シリコン単結晶薄膜を気相成長させる際に、N型シリコン単結晶薄膜内に取り込まれた重金属不純物がP型シリコン単結晶基板中にも固相拡散する。これは気相成長の際にシリコン単結晶基板が高温になるためである。
その後、当該N型シリコン単結晶薄膜を除去し、主表面を露出させたP型シリコン単結晶基板に対しDLTS法により重金属濃度を測定すれば、N型シリコン単結晶薄膜の気相成長中にP型シリコン単結晶基板中に固相拡散した重金属不純物を高感度に測定することが可能となる。つまり重金属濃度を高感度に評価することのできるP型シリコン単結晶基板を下地となる基板として用いることで、N型シリコン単結晶薄膜を気相成長する際に薄膜に取り込まれる重金属を高感度で検出することができる。
As described above, when vapor-phase-growing an N-type silicon single crystal thin film on a P-type silicon single crystal substrate, heavy metal impurities taken into the N-type silicon single crystal thin film are also solidified in the P-type silicon single crystal substrate. Phase diffusion. This is because the silicon single crystal substrate becomes high temperature during vapor phase growth.
Then, if the heavy metal concentration is measured by DLTS method on the P-type silicon single crystal substrate with the main surface exposed by removing the N-type silicon single crystal thin film, P during the vapor phase growth of the N-type silicon single crystal thin film. It is possible to measure heavy metal impurities diffused in a solid phase in a silicon single crystal substrate with high sensitivity. In other words, by using a P-type silicon single crystal substrate capable of evaluating the heavy metal concentration with high sensitivity as the substrate, the heavy metal incorporated into the thin film during vapor phase growth of the N-type silicon single crystal thin film with high sensitivity. Can be detected.

また、前記測定を行う重金属は、モリブデン(Mo)、鉄(Fe)のうち少なくとも一方とすることが好ましい(請求項2)。   Moreover, it is preferable that the heavy metal to be measured is at least one of molybdenum (Mo) and iron (Fe).

MoやFeはN型シリコン単結晶基板中では電気的活性度が非常に低いか検出可能な深い準位を形成しない為、N型シリコン単結晶基板の場合はDLTS法でこれらの重金属を評価することができなかった。
しかし本発明のシリコン単結晶基板の評価方法によれば、N型単結晶薄膜を気相成長させる際に取り込まれるMoやFeを評価でき、つまり間接的にN/N/Nエピタキシャル基板の単結晶薄膜中のMoやFe濃度を評価することのできる評価方法となっている。
Since Mo and Fe have very low electrical activity in the N-type silicon single crystal substrate or do not form detectable deep levels, in the case of the N-type silicon single crystal substrate, these heavy metals are evaluated by the DLTS method. I couldn't.
However, according to the method for evaluating a silicon single crystal substrate of the present invention, it is possible to evaluate Mo and Fe incorporated when vapor-phase-growing an N-type single crystal thin film, that is, indirectly a single crystal of an N / N / N epitaxial substrate. This is an evaluation method capable of evaluating the Mo and Fe concentrations in the thin film.

更に、本発明では、本発明に記載のシリコン単結晶基板の評価方法によって気相成長炉の重金属汚染の有無を評価し、重金属汚染なしと評価された前記気相成長炉を用いて、シリコン単結晶基板の主表面上にシリコン単結晶薄膜を気相成長させることを特徴とするエピタキシャル基板の製造方法を提供する(請求項3)。   Furthermore, in the present invention, the presence or absence of heavy metal contamination in the vapor phase growth furnace is evaluated by the method for evaluating a silicon single crystal substrate described in the present invention. An epitaxial substrate manufacturing method is provided, characterized by vapor-phase growth of a silicon single crystal thin film on a main surface of a crystal substrate.

このように、重金属不純物に対して高感度である本発明のシリコン単結晶基板の評価方法により、重金属不純物濃度が低く、汚染なしと判断して問題ないと確認できた気相成長炉を用いて、例えばN型シリコン単結晶基板上にNシリコン単結晶薄膜を一層ないし多層気相成長させることによって、基板や薄膜中のFeやMoによる汚染レベルを低く押さえることができる。このため、特に高感度のCCDやCISなどの撮像素子デバイスにおいて白傷特性が悪くなる要因を抑えられる。このため、デバイス特性の良好なシリコンエピタキシャル基板を製造することができる。   In this way, by using the vapor phase growth furnace in which the concentration of heavy metal impurities is low and it can be determined that there is no problem by the evaluation method of the silicon single crystal substrate of the present invention, which is highly sensitive to heavy metal impurities, and there is no problem. For example, the level of contamination due to Fe or Mo in the substrate or thin film can be kept low by performing single-layer or multi-layer vapor phase growth of the N silicon single crystal thin film on the N-type silicon single crystal substrate. For this reason, it is possible to suppress factors that deteriorate white scratch characteristics particularly in an image sensor device such as a highly sensitive CCD or CIS. For this reason, a silicon epitaxial substrate with good device characteristics can be manufactured.

以上説明したように、本発明では、P型シリコン単結晶基板にN型シリコン単結晶薄膜の気相成長を行って、基板を取り出した後にN型シリコン単結晶薄膜をエッチングや研磨等により除去して、P型シリコン単結晶基板の表面層をDLTS法により重金属濃度測定を行う。もし、気相成長炉が重金属によって汚染されていた場合、気相成長中の高温反応時にN型シリコン単結晶薄膜のみならずP型シリコン単結晶基板側にも重金属は拡散する。そしてN型シリコン単結晶薄膜を除去し、P型シリコン単結晶基板の表面層をDLTS測定することにより、高感度に重金属を検出することが可能となる。   As described above, in the present invention, vapor phase growth of an N-type silicon single crystal thin film is performed on a P-type silicon single crystal substrate, and after removing the substrate, the N-type silicon single crystal thin film is removed by etching or polishing. Then, heavy metal concentration measurement is performed on the surface layer of the P-type silicon single crystal substrate by the DLTS method. If the vapor phase growth furnace is contaminated with heavy metal, the heavy metal diffuses not only to the N-type silicon single crystal thin film but also to the P-type silicon single crystal substrate side during the high temperature reaction during the vapor phase growth. Then, the heavy metal can be detected with high sensitivity by removing the N-type silicon single crystal thin film and performing DLTS measurement on the surface layer of the P-type silicon single crystal substrate.

以下、本発明についてより具体的に説明する。
前述のように、N/N/Nエピタキシャル基板を製造する際に必要となる、FeやMo等の重金属の同定と定量を高感度に行うことのできるシリコン単結晶基板の評価方法、及びFeやMo等の重金属不純物濃度が低い良好なエピタキシャル基板を得ることが出来るエピタキシャル基板の製造方法の開発が待たれていた。
Hereinafter, the present invention will be described more specifically.
As described above, a method for evaluating a silicon single crystal substrate capable of highly sensitively identifying and quantifying heavy metals such as Fe and Mo, which are necessary when manufacturing an N / N / N epitaxial substrate, and Fe and Development of an epitaxial substrate manufacturing method capable of obtaining a good epitaxial substrate with a low concentration of heavy metal impurities such as Mo has been awaited.

例えば、従来は図4に示したように、N/N/Nエピタキシャル基板の重金属濃度を評価する際には、N型シリコン単結晶基板上にN型シリコン単結晶薄膜を気相成長させ(図4(a)、(b))、その後、DLTS法によってN型シリコン単結晶薄膜中の重金属濃度の評価を行っていた(図4(c))。しかし、前述のように、DLTS法はN型シリコン中の重金属に対する感度が非常に低く、近年必要とされている重金属濃度の低いN/N/Nエピタキシャル基板を製造するために必要な評価方法にはなり得なかった。
そこで、本発明者は、DLTS法の検出限界を引き下げるための処理を新たに追加で行うよりも、シリコン単結晶基板に工夫をすることで、検出感度を向上させることができないか鋭意検討を重ねた。
For example, as shown in FIG. 4, conventionally, when evaluating the heavy metal concentration of an N / N / N epitaxial substrate, an N-type silicon single crystal thin film is vapor-phase grown on the N-type silicon single crystal substrate (see FIG. 4). 4 (a), (b)), and thereafter, the heavy metal concentration in the N-type silicon single crystal thin film was evaluated by the DLTS method (FIG. 4C). However, as described above, the DLTS method has very low sensitivity to heavy metals in N-type silicon, and is an evaluation method necessary for manufacturing an N / N / N epitaxial substrate having a low heavy metal concentration, which is required in recent years. Could not be.
Therefore, the present inventor has intensively studied whether or not the detection sensitivity can be improved by devising the silicon single crystal substrate rather than newly performing a process for lowering the detection limit of the DLTS method. It was.

その結果、本発明者は、N型シリコン単結晶薄膜を気相成長させる基板にFeやMoを高感度に同定・定量することができるP型シリコン単結晶基板を用い、気相成長させたN型シリコン単結晶薄膜を除去して、露出させたP型シリコン単結晶基板に対してDLTS法によって重金属濃度の測定を行えば、N型シリコン単結晶薄膜を気相成長させる際の重金属汚染の有無を高感度に評価できることを発想し、本発明を完成させた。   As a result, the present inventor used a P-type silicon single crystal substrate capable of identifying and quantifying Fe and Mo with high sensitivity as a substrate on which an N-type silicon single crystal thin film is vapor-grown, and vapor-grown N If the heavy metal concentration is measured by the DLTS method on the exposed P-type silicon single crystal substrate after removing the silicon single crystal thin film, the presence or absence of heavy metal contamination during vapor phase growth of the N-type silicon single crystal thin film The present invention was completed based on the idea that can be evaluated with high sensitivity.

ここで、本発明のシリコン単結晶基板の評価方法を説明するに先立ち、DLTS法について簡単に説明する。   Here, prior to describing the method for evaluating a silicon single crystal substrate of the present invention, the DLTS method will be briefly described.

DLTS法は、ショットキー接合あるいはp−n接合に逆バイアス電圧を印加し、接合部に生じる空乏層を広げ、周期的なパルスの導入で変化する空乏層の静電容量変化(ΔC)を巧妙に測定し、そのΔCの温度依存性から深い準位に関する情報を得るものである。具体的に、シリコンでは、300K以下の低温領域を掃引し、ピークが形成されれば、そのピークはある深い準位の存在を示す。その際、ピーク温度から大まかに深い準位のエネルギーが判明し、ピーク高さ(ΔC)が理論的に深い準位密度を示す。   In the DLTS method, a reverse bias voltage is applied to a Schottky junction or a pn junction, the depletion layer generated at the junction is expanded, and the capacitance change (ΔC) of the depletion layer that changes with the introduction of a periodic pulse is clever. To obtain information on deep levels from the temperature dependence of ΔC. Specifically, in silicon, when a low temperature region of 300 K or less is swept and a peak is formed, the peak indicates the presence of a certain deep level. At that time, roughly deep level energy is found from the peak temperature, and the peak height (ΔC) shows a theoretically deep level density.

以下、本発明について図1、2を参照して詳細に説明するが、本発明はこれに限定されるものではない。
図1は本発明のシリコン単結晶基板の評価方法の一例を示したフローチャート、図2は本発明のシリコン単結晶基板の評価方法の概念を示した概念図である。
Hereinafter, the present invention will be described in detail with reference to FIGS. 1 and 2, but the present invention is not limited thereto.
FIG. 1 is a flowchart showing an example of an evaluation method for a silicon single crystal substrate according to the present invention. FIG. 2 is a conceptual diagram showing a concept of the evaluation method for a silicon single crystal substrate according to the present invention.

(工程a)
まず、図1(a)に示すように、P型シリコン単結晶基板を準備する。準備するP型シリコン単結晶基板は、導電型がP型のものであれば良く、抵抗率などは任意に選択することができる。
(Process a)
First, as shown in FIG. 1A, a P-type silicon single crystal substrate is prepared. The prepared P-type silicon single crystal substrate only needs to have a P-type conductivity, and the resistivity and the like can be arbitrarily selected.

(工程b)
次に、図1(b)に示すように、P型シリコン単結晶基板の一主表面上にN型シリコン単結晶薄膜を気相成長させる。ここでは、N型の一層または多層のシリコン単結晶薄膜を気相成長させる。成長条件は一般的なもので良い。
この時、図2(b)に示すように、表面のN型シリコン単結晶薄膜に含まれたMo、Feなどの重金属不純物は、N型シリコン単結晶薄膜からP型シリコン単結晶基板に拡散し、その表面から重金属が分布を持つように存在することになる。
(Process b)
Next, as shown in FIG. 1B, an N-type silicon single crystal thin film is vapor-phase grown on one main surface of a P-type silicon single crystal substrate. Here, an N-type single-layer or multilayer silicon single crystal thin film is vapor-phase grown. The growth conditions may be general.
At this time, as shown in FIG. 2B, heavy metal impurities such as Mo and Fe contained in the surface N-type silicon single crystal thin film diffuse from the N-type silicon single crystal thin film to the P-type silicon single crystal substrate. , Heavy metal will be present from the surface with distribution.

その後、必要に応じてエピタキシャル基板を高温下に保持することが望ましい。これによって、N型シリコン単結晶薄膜中の重金属をP型シリコン単結晶基板中に確実に拡散させることができ、検出精度をより向上させることができる。   Thereafter, it is desirable to hold the epitaxial substrate at a high temperature as necessary. Thereby, heavy metal in the N-type silicon single crystal thin film can be reliably diffused into the P-type silicon single crystal substrate, and detection accuracy can be further improved.

(工程c)
その後、図1(c)に示すように、N型シリコン単結晶薄膜を有するP型シリコン単結晶基板のN型シリコン単結晶薄膜のみを除去してP型シリコン単結晶基板の主表面を露出させる。
このN型シリコン単結晶薄膜の除去は、研磨や化学エッチングによって行うことができ、化学エッチングによって行う場合には、フッ酸と硝酸の混液やフッ酸と硝酸に水あるいは酢酸を加えた混液等の一般的なシリコンエッチング液によってエッチングすればよい。
図2(c)に示すように、N型シリコン単結晶薄膜を除去しても、先の工程(b)において、混入した重金属がP型シリコン単結晶基板にも拡散しており、表面から分布を持って存在している。このため、本工程でシリコン単結晶薄膜を除去することによって、検出感度が低く重金属が評価しにくいN型のシリコン単結晶薄膜を表面とするのではなく、検出感度の高いP型シリコン単結晶基板を露出させ、該P型シリコン単結晶基板の表面を測定に用いることで、高感度に重金属を評価することができる。
(Process c)
Thereafter, as shown in FIG. 1C, only the N-type silicon single crystal thin film of the P-type silicon single crystal substrate having the N-type silicon single crystal thin film is removed to expose the main surface of the P-type silicon single crystal substrate. .
The removal of the N-type silicon single crystal thin film can be performed by polishing or chemical etching. In the case of chemical etching, a mixture of hydrofluoric acid and nitric acid or a mixture of hydrofluoric acid and nitric acid with water or acetic acid is used. Etching may be performed with a general silicon etchant.
As shown in FIG. 2C, even if the N-type silicon single crystal thin film is removed, the mixed heavy metal is diffused in the P-type silicon single crystal substrate in the previous step (b), and distributed from the surface. Is present. Therefore, by removing the silicon single crystal thin film in this step, a P-type silicon single crystal substrate with high detection sensitivity is used instead of using an N-type silicon single crystal thin film with low detection sensitivity and difficult to evaluate heavy metals as a surface. Is exposed, and the surface of the P-type silicon single crystal substrate is used for measurement, whereby heavy metals can be evaluated with high sensitivity.

(工程d)
最後に、図1(d)に示すように、DLTS法によって主表面を露出させたP型シリコン単結晶基板の重金属濃度の測定を行う。この測定で検出される重金属はN型シリコン単結晶薄膜を気相成長させる際にN型シリコン単結晶薄膜からP型シリコン単結晶基板側へ拡散したものである。
(Process d)
Finally, as shown in FIG. 1D, the heavy metal concentration of the P-type silicon single crystal substrate with the main surface exposed is measured by the DLTS method. The heavy metal detected by this measurement is diffused from the N-type silicon single crystal thin film to the P-type silicon single crystal substrate side when vapor-phase-growing the N-type silicon single crystal thin film.

このように、本発明のシリコン単結晶基板の評価方法によれば、N型シリコン単結晶薄膜を気相成長させる際に、薄膜や基板に炉内から取り込まれる重金属の量を高感度で検出することができ、重金属汚染レベルの低い気相成長炉であるかどうかの判断を行うことができるため、延いては重金属濃度の低いエピタキシャル基板を製造することができる。   Thus, according to the silicon single crystal substrate evaluation method of the present invention, when vapor-phase-growing an N-type silicon single crystal thin film, the amount of heavy metal taken into the thin film or substrate from the furnace is detected with high sensitivity. In addition, since it is possible to determine whether or not the vapor phase growth furnace has a low heavy metal contamination level, an epitaxial substrate having a low heavy metal concentration can be manufactured.

ここで、評価する重金属をMo、Feのうち少なくとも一方とすることができる。
MoはN型シリコン単結晶基板中ではP型シリコン単結晶基板中に存在する場合に比べ電気的活性度が非常に低い為、N型シリコン単結晶薄膜自体をDLTS法で測定しても検出感度の問題で検出することができなかった。
また、FeはN型シリコン単結晶中ではDLTS法で検出可能な深い準位を形成しない為、DLTS法では検出自体を行うことすら出来なかった。しかし本発明は、P型シリコン単結晶基板の重金属濃度を評価するものであるため、N型シリコン単結晶薄膜を気相成長させる際に取り込まれるMoやFeも検出することができる。すなわち、N/N/Nエピタキシャル基板中の単結晶薄膜のMoやFeの濃度を評価することのできる評価方法となっている。
Here, the heavy metal to be evaluated can be at least one of Mo and Fe.
Mo has a much lower electrical activity in an N-type silicon single crystal substrate than in a P-type silicon single crystal substrate. Therefore, even if the N-type silicon single crystal thin film itself is measured by the DLTS method, the detection sensitivity is high. Could not be detected due to problems.
Further, since Fe does not form a deep level that can be detected by the DLTS method in the N-type silicon single crystal, the detection itself could not be performed by the DLTS method. However, since the present invention evaluates the heavy metal concentration of the P-type silicon single crystal substrate, it can also detect Mo and Fe taken in when the N-type silicon single crystal thin film is vapor-phase grown. That is, it is an evaluation method that can evaluate the concentration of Mo and Fe of the single crystal thin film in the N / N / N epitaxial substrate.

そして、このようなシリコン単結晶基板の評価方法を用いた重金属濃度の低いエピタキシャル基板の製造方法について、以下に説明するが、本発明はもちろんこれに限定されるものではない。   A method for manufacturing an epitaxial substrate having a low heavy metal concentration using such a method for evaluating a silicon single crystal substrate will be described below, but the present invention is of course not limited thereto.

先ず、評価用エピタキシャル基板の基材としてP型シリコン単結晶基板を準備し、気相成長炉の反応容器内に備えられたサセプタに載置する。
次いで、先に準備したP型シリコン単結晶基板の表面上にN型のシリコン単結晶薄膜層の気相成長を行う。この気相成長は一般的な条件でよいが、製品を製造するときと同じ条件で行うことが望ましい。
この後に原料ガスおよびドーパントガスの供給を停止し、反応容器内の温度を取出温度まで下降させて評価用エピタキシャル基板を取り出す。
続いて、当該エピタキシャル基板の表面のN型シリコン単結晶薄膜を除去する。
その後、薄膜を除去したエピタキシャル基板に対して、DLTS法を用いて、Mo濃度やFe濃度等の重金属種の同定やその濃度を測定する。ここまでは上述のシリコン単結晶基板の評価方法とほぼ同手順である。
First, a P-type silicon single crystal substrate is prepared as a base material for an epitaxial substrate for evaluation, and is placed on a susceptor provided in a reaction vessel of a vapor phase growth furnace.
Next, vapor phase growth of an N-type silicon single crystal thin film layer is performed on the surface of the previously prepared P-type silicon single crystal substrate. This vapor phase growth may be performed under general conditions, but it is desirable to perform under the same conditions as in manufacturing a product.
Thereafter, the supply of the source gas and the dopant gas is stopped, the temperature in the reaction vessel is lowered to the take-out temperature, and the evaluation epitaxial substrate is taken out.
Subsequently, the N-type silicon single crystal thin film on the surface of the epitaxial substrate is removed.
Thereafter, the identification of heavy metal species such as Mo concentration and Fe concentration and the concentration thereof are measured on the epitaxial substrate from which the thin film has been removed, using the DLTS method. Up to this point, the procedure is almost the same as the above-described method for evaluating a silicon single crystal substrate.

そして、MoやFe等の重金属濃度が所望の値より小さかった場合、気相成長炉内は重金属に汚染されていないと判断し、当該気相成長炉を用いて、N型シリコン単結晶基板の主表面上にN型シリコン単結晶薄膜を少なくとも一層気相成長させる。一方、重金属濃度が所定値より高かった場合は、気相成長炉内の洗浄等を行い、再び本発明の評価方法によって重金属汚染の有無を評価すればよい。   If the concentration of heavy metals such as Mo and Fe is smaller than a desired value, it is determined that the vapor phase growth furnace is not contaminated with heavy metals, and the vapor phase growth furnace is used to form an N-type silicon single crystal substrate. At least one layer of N-type silicon single crystal thin film is vapor-phase grown on the main surface. On the other hand, when the heavy metal concentration is higher than the predetermined value, the inside of the vapor phase growth furnace is cleaned, and the presence or absence of heavy metal contamination may be evaluated again by the evaluation method of the present invention.

このように、所定の重金属汚染の水準が確認された気相成長炉で、エピタキシャル基板の製造を行えば、MoやFe等の重金属による汚染の少ないエピタキシャル基板を製造できるようになり、撮像素子デバイスの白傷特性不良が抑えられた半導体デバイスを得ることができる。   As described above, if an epitaxial substrate is manufactured in a vapor phase growth furnace in which a predetermined level of heavy metal contamination is confirmed, an epitaxial substrate with little contamination by heavy metals such as Mo and Fe can be manufactured. It is possible to obtain a semiconductor device in which defective white scratch characteristics are suppressed.

気相成長炉は、一般的に、反応炉内の副生成物の除去などの為、定期的なメンテナンスが必要である。その際、反応炉内が大気に開放される為、ステンレス製部材の腐食や作業中の重金属持込などが起きることがある。そのため、このようなメンテナンスの直後はエピタキシャル基板の重金属汚染レベルが悪くなり、その後反応を重ねるごとに汚染レベルは良くなっていく傾向にある。しかし傾向として良くなっていくとしても、どの水準に達した時にエピタキシャル基板の製造を行っても問題ないかを判断することは難しい。しかし、本発明のシリコン単結晶基板の評価方法を用いれば、この判断が非常に容易となる。   In general, the vapor phase growth furnace requires regular maintenance for removing by-products in the reaction furnace. At this time, since the inside of the reaction furnace is opened to the atmosphere, corrosion of stainless steel members or carrying of heavy metals during work may occur. For this reason, the heavy metal contamination level of the epitaxial substrate is deteriorated immediately after such maintenance, and the contamination level tends to improve with each subsequent reaction. However, even if the trend is getting better, it is difficult to judge at what level it is safe to manufacture the epitaxial substrate. However, this determination becomes very easy if the method for evaluating a silicon single crystal substrate of the present invention is used.

以下、実施例及び比較例を示して本発明をより具体的に説明するが、本発明はこれらに限定されるものではない。
(実施例)
シリンダー型気相成長炉の反応炉を大気開放し、ベルジャーメンテナンスを行った。
その後、直径6インチ(150mm)のP型、約10Ωcmのシリコン単結晶基板を6枚準備し、そして気相成長炉内のサセプタ上にシリコン単結晶基板を1枚載置した。
そして、抵抗率10Ωcm・厚さ10μmのN型のシリコン単結晶薄膜を成膜温度1150℃で気相成長させて、シリコンエピタキシャル基板を作製した。
EXAMPLES Hereinafter, although an Example and a comparative example are shown and this invention is demonstrated more concretely, this invention is not limited to these.
(Example)
The cylinder type vapor deposition reactor was opened to the atmosphere, and bell jar maintenance was performed.
Thereafter, six P-type, approximately 10 Ωcm silicon single crystal substrates having a diameter of 6 inches (150 mm) were prepared, and one silicon single crystal substrate was placed on the susceptor in the vapor phase growth furnace.
Then, an N-type silicon single crystal thin film having a resistivity of 10 Ωcm and a thickness of 10 μm was vapor-grown at a film forming temperature of 1150 ° C. to produce a silicon epitaxial substrate.

その後、取り出し温度まで気相成長炉内でシリコンエピタキシャル基板を冷却し、取り出した。この一連の作業(ベルジャーメンテナンス除く)を繰り返し、合計6回の気相反応を行ってシリコンエピタキシャル基板を計6枚作製した。   Thereafter, the silicon epitaxial substrate was cooled to the take-out temperature in the vapor phase growth furnace and taken out. This series of operations (excluding bell jar maintenance) was repeated and a total of six silicon epitaxial substrates were produced by performing a total of six gas phase reactions.

その後、JIS−B液(フッ酸:硝酸:酢酸:純水=1:15:3:3の混合液)を使って、作製したシリコンエピタキシャル基板6枚全ての基板表面のシリコン単結晶薄膜10μmをエッチングにより除去した。
さらに、シリコン単結晶薄膜を除去した側のシリコン単結晶基板表面にTiのショットキー電極を形成し、DLTS法によりMo濃度を測定した。その結果を図3に示す。図3は、実施例と後述の比較例のシリコン単結晶基板中の大気暴露からの気相成長回数とMo濃度との関係を示すグラフである。
Thereafter, using a JIS-B solution (hydrofluoric acid: nitric acid: acetic acid: pure water = 1: 15: 3: 3 mixed solution), the silicon single crystal thin film of 10 μm on the surface of all six silicon epitaxial substrates was prepared. It was removed by etching.
Further, a Ti Schottky electrode was formed on the surface of the silicon single crystal substrate on the side where the silicon single crystal thin film was removed, and the Mo concentration was measured by the DLTS method. The result is shown in FIG. FIG. 3 is a graph showing the relationship between the number of vapor phase growths from exposure to the atmosphere and the Mo concentration in silicon single crystal substrates of Examples and Comparative Examples described later.

(比較例)
シリンダー型気相成長炉はバッチ式リアクタと呼ばれ、一回の反応で複数の基板を仕込むことが出来る。そこで、比較例として、実施例と同規格の6枚のシリコン単結晶基板を準備し、実施例と同様にシリコンエピタキシャル基板を作製し、計6枚のシリコンエピタキシャル基板を得た。
その後、シリコン単結晶薄膜の表面にTiのショットキー電極を形成し、DLTS法によりMo濃度を測定した。その結果を図3に示す。
(Comparative example)
The cylinder type vapor deposition furnace is called a batch reactor, and can charge a plurality of substrates in one reaction. Therefore, as a comparative example, six silicon single crystal substrates of the same standard as the example were prepared, and a silicon epitaxial substrate was manufactured in the same manner as in the example, and a total of six silicon epitaxial substrates were obtained.
Thereafter, a Ti Schottky electrode was formed on the surface of the silicon single crystal thin film, and the Mo concentration was measured by the DLTS method. The result is shown in FIG.

この結果、図3に示すように、実施例のシリコンエピタキシャル基板では、ベルジャーメンテナンス後は、表面に5×1011atoms/cmのMoが存在していたが、反応回数が進むと共にその濃度はだんだん減少し、反応回数4回目では約1×1011atoms/cmまで下がった。さらに5回目以降はDLTSの検出下限5×1010atoms/cmであった。 As a result, as shown in FIG. 3, in the silicon epitaxial substrate of the example, 5 × 10 11 atoms / cm 3 of Mo was present on the surface after the bell jar maintenance. It gradually decreased and decreased to about 1 × 10 11 atoms / cm 3 at the fourth reaction. Further, the lower limit of DLTS detection was 5 × 10 10 atoms / cm 3 after the fifth time.

これに対し、比較例のシリコンエピタキシャル基板では、ベルジャーメンテナンス直後からMo濃度がDLTSの検出下限以下と評価された。つまり、同じ気相成長炉内で同時に作製したので実施例のエピタキシャル基板と同等の重金属汚染があったはずであるにもかかわらず、比較例の評価方法ではMoを検出することができなかった。つまり、汚染に対する検出感度が十分でなく、実用レベルにないことが判った。   On the other hand, in the silicon epitaxial substrate of the comparative example, the Mo concentration was evaluated to be below the detection limit of DLTS immediately after the bell jar maintenance. In other words, Mo was not detected by the evaluation method of the comparative example, although it was fabricated simultaneously in the same vapor phase growth furnace and there should have been heavy metal contamination equivalent to the epitaxial substrate of the example. That is, it was found that the detection sensitivity for contamination was not sufficient and was not at a practical level.

なお、本発明は、上記実施形態に限定されるものではない。上記実施形態は、例示であり、本発明の特許請求の範囲に記載された技術的思想と実質的に同一な構成を有し、同様な作用効果を奏するものは、いかなるものであっても本発明の技術的範囲に包含される。
例えば、本発明で単結晶薄膜を気相成長させる気相成長炉は限定されず、縦型(パンケーキ型)、バレル型(シリンダー型)、枚葉式等の各種気相成長炉に適用可能である。
The present invention is not limited to the above embodiment. The above-described embodiment is an exemplification, and the present invention has substantially the same configuration as the technical idea described in the claims of the present invention, and any device that exhibits the same function and effect is the present invention. It is included in the technical scope of the invention.
For example, the present invention is not limited to a vapor growth furnace for vapor-depositing a single crystal thin film, and can be applied to various vapor growth furnaces such as a vertical type (pancake type), a barrel type (cylinder type), and a single wafer type. It is.

本発明のシリコン単結晶基板の評価方法の一例を示したフローチャートである。It is the flowchart which showed an example of the evaluation method of the silicon single crystal substrate of this invention. 本発明のシリコン単結晶基板の評価方法の概念を示した概念図である。It is the conceptual diagram which showed the concept of the evaluation method of the silicon single crystal substrate of this invention. 本発明の実施例と比較例のシリコン単結晶基板中の大気暴露からの気相成長回数とMo濃度との関係を示すグラフである。It is a graph which shows the relationship between the vapor-phase growth frequency from the atmospheric exposure in the silicon single crystal substrate of the Example of this invention, and a comparative example, and Mo concentration. 従来のシリコン単結晶基板の評価方法の一例を示したフローチャートである。It is the flowchart which showed an example of the evaluation method of the conventional silicon single crystal substrate.

Claims (3)

P型シリコン単結晶基板を準備する工程と、
該P型シリコン単結晶基板の一主表面上にN型シリコン単結晶薄膜を気相成長させる工程と、
該N型シリコン単結晶薄膜を有するP型シリコン単結晶基板の前記N型シリコン単結晶薄膜のみを除去して前記P型シリコン単結晶基板の主表面を露出させる工程と、
DLTS法によって該主表面を露出させたP型シリコン単結晶基板の重金属濃度の測定を行う工程と、を含むことを特徴とするシリコン単結晶基板の評価方法。
Preparing a P-type silicon single crystal substrate;
Vapor-phase growing an N-type silicon single crystal thin film on one main surface of the P-type silicon single crystal substrate;
Removing only the N-type silicon single crystal thin film of the P-type silicon single crystal substrate having the N-type silicon single crystal thin film to expose the main surface of the P-type silicon single crystal substrate;
And a step of measuring the heavy metal concentration of the P-type silicon single crystal substrate with the main surface exposed by a DLTS method.
前記測定を行う重金属は、モリブデン、鉄のうち少なくとも一方とすることを特徴とするシリコン単結晶基板の評価方法。   The method for evaluating a silicon single crystal substrate, wherein the heavy metal to be measured is at least one of molybdenum and iron. 請求項1または請求項2に記載のシリコン単結晶基板の評価方法によって気相成長炉の重金属汚染の有無を評価し、重金属汚染なしと評価された前記気相成長炉を用いて、シリコン単結晶基板の主表面上にシリコン単結晶薄膜を気相成長させることを特徴とするエピタキシャル基板の製造方法。   3. The presence or absence of heavy metal contamination in the vapor phase growth furnace is evaluated by the method for evaluating a silicon single crystal substrate according to claim 1 or 2, and the silicon single crystal is evaluated using the vapor phase growth furnace evaluated as having no heavy metal contamination. A method for producing an epitaxial substrate, comprising vapor-phase-growing a silicon single crystal thin film on a main surface of a substrate.
JP2008213232A 2008-08-21 2008-08-21 Method for evaluating silicon single crystal substrate and method for producing epitaxial substrate Active JP5077145B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008213232A JP5077145B2 (en) 2008-08-21 2008-08-21 Method for evaluating silicon single crystal substrate and method for producing epitaxial substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008213232A JP5077145B2 (en) 2008-08-21 2008-08-21 Method for evaluating silicon single crystal substrate and method for producing epitaxial substrate

Publications (2)

Publication Number Publication Date
JP2010050282A true JP2010050282A (en) 2010-03-04
JP5077145B2 JP5077145B2 (en) 2012-11-21

Family

ID=42067132

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008213232A Active JP5077145B2 (en) 2008-08-21 2008-08-21 Method for evaluating silicon single crystal substrate and method for producing epitaxial substrate

Country Status (1)

Country Link
JP (1) JP5077145B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013149753A (en) * 2012-01-18 2013-08-01 Shin Etsu Handotai Co Ltd Method of evaluating cleanliness of vapor growth device and method of manufacturing silicon epitaxial wafer
JP2020115531A (en) * 2019-01-18 2020-07-30 グローバルウェーハズ・ジャパン株式会社 Method for manufacturing electrode for dlts measurement

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57160140A (en) * 1981-03-27 1982-10-02 Fujitsu Ltd Detection of trace impurity in semiconductor crystal
JPH07249665A (en) * 1994-03-11 1995-09-26 Komatsu Electron Metals Co Ltd Contamination evaluation method of silicon wafer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57160140A (en) * 1981-03-27 1982-10-02 Fujitsu Ltd Detection of trace impurity in semiconductor crystal
JPH07249665A (en) * 1994-03-11 1995-09-26 Komatsu Electron Metals Co Ltd Contamination evaluation method of silicon wafer

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013149753A (en) * 2012-01-18 2013-08-01 Shin Etsu Handotai Co Ltd Method of evaluating cleanliness of vapor growth device and method of manufacturing silicon epitaxial wafer
JP2020115531A (en) * 2019-01-18 2020-07-30 グローバルウェーハズ・ジャパン株式会社 Method for manufacturing electrode for dlts measurement
JP7220572B2 (en) 2019-01-18 2023-02-10 グローバルウェーハズ・ジャパン株式会社 Method for preparing electrode for DLTS measurement

Also Published As

Publication number Publication date
JP5077145B2 (en) 2012-11-21

Similar Documents

Publication Publication Date Title
JP5884705B2 (en) Method for measuring contamination amount of vapor phase growth apparatus and method for manufacturing epitaxial wafer
Angelskår et al. Characterization of oxidation-induced stacking fault rings in Cz silicon: Photoluminescence imaging and visual inspection after wright etch
JP5839343B2 (en) Contamination detection method for vapor phase growth apparatus and epitaxial wafer manufacturing method
JP5439752B2 (en) Contamination detection monitor wafer, contamination detection method, and epitaxial wafer manufacturing method
JP5880974B2 (en) Method for detecting contamination of epitaxial growth apparatus and method for manufacturing epitaxial wafer
JP5077145B2 (en) Method for evaluating silicon single crystal substrate and method for producing epitaxial substrate
JP5590002B2 (en) Metal contamination evaluation method and epitaxial wafer manufacturing method
JP5742761B2 (en) Metal contamination detection method and silicon epitaxial wafer manufacturing method using the same
JP5794212B2 (en) Method for evaluating contamination of vapor phase growth apparatus and method for manufacturing silicon epitaxial wafer
JP4984561B2 (en) Semiconductor substrate defect detection method
JP5741467B2 (en) Cleanliness evaluation method for vapor phase growth apparatus
JP5742742B2 (en) Metal contamination assessment method
JP5561245B2 (en) Semiconductor substrate evaluation method
JP5463884B2 (en) Crystal defect evaluation method of semiconductor single crystal substrate
JP5936007B2 (en) Contamination evaluation method for vapor phase epitaxial growth apparatus and epitaxial wafer manufacturing method
EP1933372A1 (en) Process for producing epitaxial wafer and epitaxial wafer produced therefrom
JP2013105914A (en) Vapor deposition device cleanliness evaluation method
JP5454298B2 (en) Manufacturing method of semiconductor substrate
JP5799845B2 (en) Evaluation method for metal contamination of gas
JP2013149753A (en) Method of evaluating cleanliness of vapor growth device and method of manufacturing silicon epitaxial wafer
JP5742739B2 (en) Screening method of silicon substrate for metal contamination assessment
JP2012174706A (en) Evaluation method for metal impurity concentration of p-type silicon wafer
JP5614394B2 (en) Cleanliness evaluation method for vapor phase growth apparatus
JP5630426B2 (en) Cleanliness evaluation method for vapor phase growth apparatus
JP2011129570A (en) Method of evaluating impurity in silicon epitaxial wafer

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20101019

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120118

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120522

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120709

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120731

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120813

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150907

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5077145

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250