[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JP2009026946A - Surface mounted electronic circuit unit - Google Patents

Surface mounted electronic circuit unit Download PDF

Info

Publication number
JP2009026946A
JP2009026946A JP2007188385A JP2007188385A JP2009026946A JP 2009026946 A JP2009026946 A JP 2009026946A JP 2007188385 A JP2007188385 A JP 2007188385A JP 2007188385 A JP2007188385 A JP 2007188385A JP 2009026946 A JP2009026946 A JP 2009026946A
Authority
JP
Japan
Prior art keywords
circuit board
circuit unit
land
electronic circuit
pedestal member
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2007188385A
Other languages
Japanese (ja)
Inventor
Hideki Watanabe
英樹 渡辺
Yuki Ikeda
友樹 池田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP2007188385A priority Critical patent/JP2009026946A/en
Publication of JP2009026946A publication Critical patent/JP2009026946A/en
Withdrawn legal-status Critical Current

Links

Images

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide an electronic circuit unit capable of preventing a mounting defect due to a tilt of a circuit board where a pedestal member is soldered. <P>SOLUTION: The electronic circuit unit 1 is surface-mounted on a mother board 20 and used, and the height position of the circuit board 2 where an electronic component 3 is mounted to the mother board 20 is regulated on the basis of the pedestal member 8. The pedestal member 8 is formed by punching a metal plate and beveled portions 8a and 8b are provided at circumferential edges of a top surface and a reverse surface of the pedestal member 8. The one beveled portion 8a is formed as an annular inclined surface by stamping and the other beveled portion 8b is formed as sag in punching. A group of first lands 5 and a group of second lands 6 are formed on a reverse surface of the circuit board 2; and the pedestal member 8 is soldered to each first land 5, and a solder ball 9 is added to each second land 6. <P>COPYRIGHT: (C)2009,JPO&INPIT

Description

本発明は、配線パターンやランドが設けられた回路基板に電子部品を搭載してモジュール化した電子回路ユニットに係り、特に、回路基板の下面側に半田ボールを配設してマザー基板の上面に実装されるようにした面実装型電子回路ユニットに関する。   The present invention relates to an electronic circuit unit in which electronic components are mounted on a circuit board provided with wiring patterns and lands, and in particular, a solder ball is disposed on the lower surface side of the circuit board to provide an upper surface of the mother board. The present invention relates to a surface-mounting electronic circuit unit that is to be mounted.

この種の電子回路ユニットは、回路基板に搭載された電子部品が半田ボールを介してマザー基板と導通されるようになっており、例えば近距離無線装置等の電子機器に広く採用されている。かかる電子回路ユニットの回路基板には少なくとも上面に配線パターンが形成されており、回路基板に搭載された電子部品は該配線パターンに接続されている。また、回路基板の下面にはスルーホール導体等を介して該配線パターンに接続されたランド群が形成されており、これらランド群にそれぞれ半田ボールが付設されている。そして、マザー基板の上面に形成されている外部回路のランド群に電子回路ユニットの半田ボール群を位置合わせしてリフロー半田を行うことにより、溶融後に固化した半田ボール群を介して電子回路ユニットの電子部品が外部回路のランドと導通されるようになっている。   This type of electronic circuit unit is configured so that an electronic component mounted on a circuit board is electrically connected to a mother board via a solder ball, and is widely used in electronic devices such as short-range wireless devices. A wiring pattern is formed on at least the upper surface of the circuit board of the electronic circuit unit, and electronic components mounted on the circuit board are connected to the wiring pattern. In addition, land groups connected to the wiring pattern through through-hole conductors or the like are formed on the lower surface of the circuit board, and solder balls are attached to the land groups, respectively. Then, by reflow soldering by aligning the solder ball group of the electronic circuit unit to the land group of the external circuit formed on the upper surface of the mother substrate, the electronic circuit unit of the electronic circuit unit is passed through the solder ball group solidified after melting. The electronic component is connected to the land of the external circuit.

ところで、この種の電子回路ユニットをマザー基板上に載置してリフロー半田を行うと半田ボールが溶融するため、電子回路ユニットの回路基板の下面側にはリフロー半田時に溶融しない金属製の台座部材を配設しておくことが望まれる。すなわち、所定の高さ寸法に設定された台座部材を予め回路基板の下面側の複数箇所に配設しておき、これら台座部材によって電子回路ユニットがマザー基板上で安定した姿勢に保持されるようにしておくことにより、リフロー半田時にも回路基板の下面とマザー基板の上面との間隔が精度よく保たれるため、実装不良を回避できて半田ボール群の高密度化も図りやすくなる。   By the way, when this type of electronic circuit unit is placed on the mother board and reflow soldering is performed, the solder balls are melted. Therefore, on the lower surface side of the circuit board of the electronic circuit unit, a metal base member that does not melt during reflow soldering It is desirable to arrange. That is, pedestal members set to a predetermined height are arranged in advance at a plurality of locations on the lower surface side of the circuit board so that the electronic circuit unit is held in a stable posture on the mother board by these pedestal members. By doing so, the distance between the lower surface of the circuit board and the upper surface of the mother substrate can be maintained with high accuracy even during reflow soldering, so that mounting defects can be avoided and the density of the solder balls can be easily increased.

かかる台座部材として金属球体を用いたものも知られているが、剥離強度を高めるという観点から、表面に半田膜が形成された金属板を打ち抜いて台座部材となし、この台座部材を回路基板の下面の所定のランドに半田接合するという構成の電子回路ユニットが従来提案されている(例えば、特許文献1参照)。このように板状の台座部材を用いると、その上面と下面が平坦面となるため、回路基板のランドと台座部材との間や、マザー基板と台座部材との間に、多くの半田を介在させて台座部材の剥離強度を高めることができる。
特開2006−237064号公報(第5−6頁、図1)
Although such a pedestal member using a metal sphere is also known, from the viewpoint of increasing the peel strength, a metal plate having a solder film formed on the surface is punched out to form a pedestal member, and this pedestal member is formed on the circuit board. Conventionally, an electronic circuit unit configured to be soldered to a predetermined land on the lower surface has been proposed (see, for example, Patent Document 1). When a plate-like pedestal member is used in this way, the upper and lower surfaces become flat surfaces, so a lot of solder is interposed between the land of the circuit board and the pedestal member, or between the mother board and the pedestal member. Thus, the peel strength of the base member can be increased.
JP 2006-237064 A (page 5-6, FIG. 1)

しかしながら、前述したように金属板から打ち抜かれた台座部材を用いている従来の電子回路ユニットは、回路基板のランドと対向する台座部材の上面側に打ち抜き加工時のダレが存しているか否かに応じて、該ランドと台座部材との間隔が異なってしまうため、マザー基板上で回路基板に傾きが生じやすいという問題があった。すなわち、電子回路ユニットの製造過程において、金属板から打ち抜かれた台座部材には、片面の周縁にダレが形成されて他面の周縁にバリが形成されてしまい、且つ、台座部材は天地を区別されることなく自動供給機により一括して回路基板へ供給されるので、回路基板のランドに半田接合される台座部材の対向面がダレ面の場合もあればバリ面の場合もある。そして、図6に示すように台座部材30のダレ面30aが回路基板31のランド32と対向している場合には、ダレによって面取りされた部分(上面周縁部)に半田33が流れ込むため、台座部材30の上面とランド32との間に介在する半田層が薄くなり、よって台座部材30とランド32との間隔が若干狭くなる。しかるに、図7に示すように台座部材30のバリ面30bが回路基板31のランド32と対向している場合には、上面周縁部への半田33の流れ込みがないため、台座部材30の上面とランド32との間に介在する半田層が厚くなり、よって台座部材30とランド32との間隔が若干広くなる。したがって、回路基板31の下面側に配設されている複数の台座部材30の下面の高さ位置にばらつきが生じやすく、それゆえマザー基板上で回路基板31に傾きが生じて実装不良を引き起こす虞があった。   However, as described above, the conventional electronic circuit unit using the pedestal member punched from the metal plate has a sag at the time of punching on the upper surface side of the pedestal member facing the land of the circuit board. Accordingly, since the distance between the land and the pedestal member is different, there is a problem that the circuit board tends to be inclined on the mother board. That is, in the manufacturing process of the electronic circuit unit, the pedestal member punched from the metal plate has a sag formed on the peripheral edge of one surface and a burr formed on the peripheral edge of the other surface, and the pedestal member distinguishes the top and bottom. Since they are supplied to the circuit board all at once by the automatic feeder, the opposing surface of the pedestal member soldered to the land of the circuit board may be a sagging surface or a burr surface. As shown in FIG. 6, when the sag surface 30a of the pedestal member 30 faces the land 32 of the circuit board 31, the solder 33 flows into the chamfered portion (upper surface peripheral edge portion). The solder layer interposed between the upper surface of the member 30 and the land 32 is thinned, so that the distance between the base member 30 and the land 32 is slightly narrowed. However, when the burr surface 30b of the pedestal member 30 faces the land 32 of the circuit board 31 as shown in FIG. 7, the solder 33 does not flow into the peripheral edge of the upper surface. The solder layer interposed between the lands 32 is thickened, and therefore the distance between the base member 30 and the lands 32 is slightly widened. Therefore, the height positions of the lower surfaces of the plurality of pedestal members 30 disposed on the lower surface side of the circuit board 31 are likely to vary. Therefore, the circuit board 31 may be inclined on the mother board, resulting in a mounting failure. was there.

本発明は、このような従来技術の実情に鑑みてなされたもので、その目的は、台座部材が半田接合される回路基板の傾きに起因する実装不良を防止できる電子回路ユニットを提供することにある。   The present invention has been made in view of the actual situation of the prior art, and an object of the present invention is to provide an electronic circuit unit capable of preventing a mounting failure due to an inclination of a circuit board to which a base member is soldered. is there.

上記の目的を達成するために、本発明は、少なくとも上面に配線パターンが形成されて下面に第1のランド群および第2のランド群が形成され、且つ前記第2のランド群が前記配線パターンに導通されている回路基板と、この回路基板に搭載されて前記配線パターンに接続された電子部品と、金属板を打ち抜いて形成され前記第1のランド群に半田接合された複数の台座部材と、前記第2のランド群に付設された複数の半田ボールとを備え、前記回路基板の下面とマザー基板の上面との間隔を前記台座部材によって規定しつつ、前記半田ボールを前記マザー基板上の所定部位に接続して実装される電子回路ユニットにおいて、前記台座部材が、その上面および下面の周縁にそれぞれ面取り形状部を有していると共に、これら一対の面取り形状部によって面取りされた上面周縁部の空間と下面周縁部の空間の体積が略同等となるように設定した。   In order to achieve the above object, according to the present invention, a wiring pattern is formed on at least an upper surface, a first land group and a second land group are formed on a lower surface, and the second land group is the wiring pattern. A circuit board electrically connected to the circuit board, electronic components mounted on the circuit board and connected to the wiring pattern, and a plurality of pedestal members formed by punching a metal plate and soldered to the first land group, A plurality of solder balls attached to the second land group, and the space between the lower surface of the circuit board and the upper surface of the mother board is defined by the pedestal member, and the solder balls are placed on the mother board. In the electronic circuit unit that is mounted by being connected to a predetermined portion, the pedestal member has chamfered portions at the periphery of the upper surface and the lower surface, and the pair of chamfered shapes The volume of the space of the space and the lower surface peripheral portion of the top rim portion which is chamfered is set to be substantially equal by.

このように板状の台座部材の天地両端面に面取り量が略同等な面取り形状部が設けられていると、回路基板の第1のランドに台座部材の一方の端面を半田接合した場合と他方の端面を半田接合した場合との比較において、面取り形状部に流れ込む半田の量が略同等となるので、第1のランドと該端面との間に介在する半田層の厚みも略同等となる。したがって、台座部材の天地いずれの端面が第1のランドに半田接合されても、台座部材と第1のランドとの間隔がばらつくことはない。それゆえ、かかる台座部材を回路基板の下面側に複数配設して構成される電子回路ユニットは、これら台座部材の下面の高さ位置がばらつかなくなり、マザー基板上での回路基板の傾きを防止することができる。   In this way, when the chamfered shape portions having substantially the same chamfering amount are provided on both end surfaces of the plate-like base member, the case where one end surface of the base member is soldered to the first land of the circuit board and the other In comparison with the case where the end surfaces of the first and second end surfaces are soldered together, the amount of solder flowing into the chamfered shape portion is substantially equal, so the thickness of the solder layer interposed between the first land and the end surface is also substantially equal. Therefore, even if any of the top and bottom end surfaces of the pedestal member is soldered to the first land, the distance between the pedestal member and the first land does not vary. Therefore, in an electronic circuit unit configured by arranging a plurality of such pedestal members on the lower surface side of the circuit board, the height position of the lower surface of these pedestal members does not vary, and the inclination of the circuit board on the mother board is prevented. Can be prevented.

なお、金属板から打ち抜かれた段階で台座部材には片面の周縁にダレが形成されて他面の周縁にバリが形成されているので、このダレを一方の面取り形状部として利用し、且つバリ面にはプレス加工により傾斜面を形成して他方の面取り形状部となせば、プレス工程を追加するだけで所望形状の台座部材を容易に作製できるため好ましい。   Since the pedestal member is formed with a sag at the periphery of one side and a burr is formed at the periphery of the other surface when it is punched from the metal plate, this sag is used as one chamfered shape portion and It is preferable to form an inclined surface on the surface by pressing so as to form the other chamfered shape portion, because a pedestal member having a desired shape can be easily produced simply by adding a pressing step.

上記の構成において、台座部材の全体形状は特に限定されるものではないが、台座部材の上面および下面が円形な平坦面であって、面取り形状部が円環状に形成されていると、実装後の電子回路ユニットに衝撃等の大きな外力が作用したときに、台座部材の特定部位に応力が集中しにくくなるため好ましい。   In the above configuration, the overall shape of the pedestal member is not particularly limited, but when the upper surface and the lower surface of the pedestal member are circular flat surfaces and the chamfered shape portion is formed in an annular shape, When a large external force such as an impact acts on the electronic circuit unit, stress is less likely to concentrate on a specific portion of the base member, which is preferable.

本発明の電子回路ユニットによれば、金属板を打ち抜いて形成された台座部材の天地両端面に面取り量が略同等な面取り形状部を設けてあるので、この台座部材の天地いずれの端面が回路基板の第1のランドに半田接合されても、台座部材と第1のランドとの間隔がばらつくことはない。それゆえ、かかる台座部材を回路基板の下面側に複数配設して構成される電子回路ユニットは、これら台座部材の下面の高さ位置がばらつかなくなり、マザー基板上での回路基板の傾きを防止でき、そのため回路基板の傾きに起因する実装不良が発生しなくなる。   According to the electronic circuit unit of the present invention, since the chamfered shape portions having substantially the same chamfering amount are provided on both top and bottom surfaces of the pedestal member formed by punching the metal plate, any one of the top and bottom end surfaces of the pedestal member is a circuit. Even if solder-bonded to the first land of the substrate, the distance between the base member and the first land does not vary. Therefore, in an electronic circuit unit configured by arranging a plurality of such pedestal members on the lower surface side of the circuit board, the height position of the lower surface of these pedestal members does not vary, and the inclination of the circuit board on the mother board is prevented. Therefore, mounting defects due to the inclination of the circuit board do not occur.

発明の実施の形態について図面を参照して説明すると、図1は本発明の実施形態例に係る電子回路ユニットを面実装した状態を示す要部断面図、図2は該電子回路ユニットで用いられる回路基板の下面図、図3は該電子回路ユニットの図1とは異なる部位を示す要部断面図、図4は該電子回路ユニットで用いられる台座部材の作製手順を示す説明図、図5は該台座部材の斜視図である。   An embodiment of the invention will be described with reference to the drawings. FIG. 1 is a cross-sectional view of a principal part showing a state where an electronic circuit unit according to an embodiment of the invention is surface-mounted, and FIG. 2 is used in the electronic circuit unit. 3 is a bottom view of the circuit board, FIG. 3 is a cross-sectional view of the main part showing a portion different from FIG. 1 of the electronic circuit unit, FIG. 4 is an explanatory view showing a procedure for producing a base member used in the electronic circuit unit, It is a perspective view of this base member.

図1に示す電子回路ユニット1は、方形状の回路基板2(図2参照)の上面と下面に各種の電子部品3を搭載してモジュール化したものであり、マザー基板20上に面実装して使用されるようになっている。積層基板である回路基板2の上下両面と内層には配線パターン4が形成されており、これら配線パターン4に電子部品3群が接続されている。図2に示すように、回路基板2の下面には、その四隅に第1のランド5が形成されていると共に、四辺に沿って多数の第2のランド6が形成されている。ただし、第1のランド5は第2のランド6よりも面積が数倍大きく形成されている。第1のランド5は図示せぬスルーホール導体等を介して配線パターン4のアース領域に接続されており、第2のランド6はスルーホール導体7等を介して配線パターン4のホット領域に接続されている。第1のランド5群にはそれぞれ円板状の台座部材8が半田接合されており、第2のランド6群にはそれぞれ半田ボール9が付設されている。後述するように、台座部材8は表面に半田膜が形成された金属板15に打ち抜き加工やプレス加工を施して作製したものであり、この台座部材8の下面側がマザー基板20の上面に形成されているアース回路のランド21に半田接合されるようになっている。一方、半田ボール9は、マザー基板20の上面に形成されている所定のランド22に接続されるようになっている。また、回路基板2上に搭載された複数の電子部品3は金属板からなるシールドカバー10によって覆われており、このシールドカバー10は配線パターン4のアース領域に接続された状態で回路基板2に取り付けられている。なお、回路基板2の上面と下面には、ランド形成部を除くほぼ全面に半田レジスト膜11が形成されている。   An electronic circuit unit 1 shown in FIG. 1 is a module in which various electronic components 3 are mounted on the upper and lower surfaces of a square circuit board 2 (see FIG. 2), and is mounted on a mother board 20 in a surface-mounted manner. It has come to be used. A wiring pattern 4 is formed on both upper and lower surfaces and an inner layer of the circuit board 2 that is a laminated substrate, and a group of electronic components 3 is connected to the wiring pattern 4. As shown in FIG. 2, on the lower surface of the circuit board 2, first lands 5 are formed at the four corners, and a large number of second lands 6 are formed along the four sides. However, the first land 5 is formed several times larger in area than the second land 6. The first land 5 is connected to the ground area of the wiring pattern 4 via a through-hole conductor (not shown), and the second land 6 is connected to the hot area of the wiring pattern 4 via the through-hole conductor 7 etc. Has been. A disk-shaped base member 8 is soldered to each of the first lands 5 group, and a solder ball 9 is attached to each of the second lands 6 group. As will be described later, the pedestal member 8 is produced by punching or pressing a metal plate 15 having a solder film formed on the surface, and the lower surface side of the pedestal member 8 is formed on the upper surface of the mother substrate 20. It is soldered to the land 21 of the earth circuit. On the other hand, the solder ball 9 is connected to a predetermined land 22 formed on the upper surface of the mother substrate 20. The plurality of electronic components 3 mounted on the circuit board 2 are covered with a shield cover 10 made of a metal plate, and the shield cover 10 is connected to the ground area of the wiring pattern 4 on the circuit board 2. It is attached. Note that a solder resist film 11 is formed on the upper and lower surfaces of the circuit board 2 on almost the entire surface except for the land forming portions.

このように構成された電子回路ユニット1は、マザー基板20上の所定位置に載置されて台座部材8と半田ボール9をそれぞれランド21,22に位置合わせした状態で、リフロー半田を行うことによってマザー基板20上に面実装される。このとき、回路基板2は四隅が台座部材8に支えられているため、半田ボール9が溶融しても回路基板2の下面とマザー基板20の上面との間隔は台座部材8によって一定に保たれる。つまり、マザー基板20上に載置される回路基板2の高さ位置が台座部材8を基準として規定されるようになっている。そして、台座部材8と第1のランド5やランド21との間に介在する半田12,13が溶融して固化することにより、この台座部材8が上下のランド5,21に半田接合されると共に、半田ボール9が溶融して固化することにより、第2のランド6が外部回路のランド22と接続されるようになっている。なお、マザー基板20の上面には、ランド形成部を除くほぼ全面に半田レジスト膜23が形成されている。   The electronic circuit unit 1 configured in this manner is placed at a predetermined position on the mother board 20 and reflow soldered in a state where the base member 8 and the solder ball 9 are aligned with the lands 21 and 22, respectively. Surface-mounted on the mother board 20. At this time, since the four corners of the circuit board 2 are supported by the pedestal member 8, the distance between the lower surface of the circuit board 2 and the upper surface of the mother board 20 is kept constant by the pedestal member 8 even when the solder balls 9 melt. It is. That is, the height position of the circuit board 2 placed on the mother board 20 is defined based on the base member 8. The solder 12 and 13 interposed between the base member 8 and the first land 5 or land 21 are melted and solidified, so that the base member 8 is soldered to the upper and lower lands 5 and 21. When the solder ball 9 is melted and solidified, the second land 6 is connected to the land 22 of the external circuit. Note that a solder resist film 23 is formed on the entire upper surface of the mother substrate 20 except for the land forming portion.

前記電子回路ユニット1に用いられている台座部材8について詳しく説明すると、図1と図5に示すように、この台座部材8は上面および下面の周縁にそれぞれ面取り形状部8a,8bを有している。一方の面取り形状部8aは打ち抜き加工後のプレス加工によって円環状の傾斜面として形成したものであるが、他方の面取り形状部8bは打ち抜き加工時のダレとして形成されたものであり、これら一対の面取り形状部8a,8bによって面取りされた上面周縁部の空間と下面周縁部の空間の体積が略同等となるように設定されている。ただし、台座部材8の上面と下面は予め決定されているわけではなく、図1に示すように上面側に面取り形状部8a(傾斜面)が存して下面側に面取り形状部8b(ダレ)が存する状態で台座部材8が回路基板2に半田接合される場合もあれば、図3に示すように上面側に面取り形状部8bが存して下面側に面取り形状部8aが存する状態で台座部材8が回路基板2に半田接合される場合もある。   The pedestal member 8 used in the electronic circuit unit 1 will be described in detail. As shown in FIGS. 1 and 5, the pedestal member 8 has chamfered portions 8a and 8b on the periphery of the upper surface and the lower surface, respectively. Yes. One chamfered shape portion 8a is formed as an annular inclined surface by press working after punching, while the other chamfered shape portion 8b is formed as a sag during punching. The volume of the space of the upper surface peripheral portion chamfered by the chamfered shape portions 8a and 8b is set to be substantially equal to the volume of the space of the lower surface peripheral portion. However, the upper surface and the lower surface of the base member 8 are not determined in advance. As shown in FIG. 1, a chamfered shape portion 8a (inclined surface) exists on the upper surface side, and a chamfered shape portion 8b (sag) on the lower surface side. In some cases, the pedestal member 8 may be soldered to the circuit board 2 in a state where the pedestal exists, or in the state where the chamfered shape portion 8b exists on the upper surface side and the chamfered shape portion 8a exists on the lower surface side as shown in FIG. The member 8 may be soldered to the circuit board 2 in some cases.

次に、台座部材8の作製手順を図4を参照して説明する。台座部材8の母材は表面に半田膜が形成された帯状の金属板15であり、この金属板15をポンチ16で円形に打ち抜いて円板部材80を形成した後、この円板部材80を金属板15の抜き孔15aへ戻してから図示せぬプレス機へ送り、このプレス機によって円板部材80の片面を加圧成形することにより、図5に示すような台座部材8が作製される。打ち抜き加工によって得られる円板部材80は、片面がバリ面80aで他面がダレ面80bとなっているが、その後のプレス加工によりバリ面80aの周縁に円環状の傾斜面が形成されて面取り形状部8aとなり、ダレ面80bのダレはそのまま残されて面取り形状部8bとなる。円板部材80のダレの形状や大きさは常にほぼ一定なので、プレス加工時に、面取り形状部8aによる面取り量が面取り形状部8bによる面取り量と略同等となるように設定することは容易である。   Next, the manufacturing procedure of the base member 8 will be described with reference to FIG. The base material of the pedestal member 8 is a band-shaped metal plate 15 having a solder film formed on the surface. After forming the disk member 80 by punching the metal plate 15 into a circle with a punch 16, the disk member 80 is After returning to the punching hole 15a of the metal plate 15, it is sent to a press machine (not shown), and by pressing one side of the disk member 80 by this press machine, a base member 8 as shown in FIG. 5 is produced. . The disk member 80 obtained by punching has a burr surface 80a on one side and a sag surface 80b on the other side. However, an annular inclined surface is formed on the periphery of the burr surface 80a by subsequent pressing, and the chamfering is performed. The sag of the sag surface 80b is left as it is to form the chamfered shape part 8b. Since the shape and size of the sag of the disk member 80 are always substantially constant, it is easy to set the chamfering amount by the chamfered shape portion 8a to be substantially equal to the chamfering amount by the chamfered shape portion 8b during pressing. .

こうして作製された台座部材8は、天地を区別されることなく自動供給機により一括して回路基板2へ供給されるため、回路基板2の第1のランド5に半田接合される台座部材8の対向面に面取り形状部8aが存する場合(図1参照)もあれば、面取り形状部8bが存する場合(図3参照)もある。しかしながら、台座部材8のどちらの端面が第1のランド5に半田接合されても、リフロー半田時に第1のランド5と対向する面取り形状部8a,8bに流れ込む半田12の量は略同等となるので、第1のランド5と該端面との間に介在する半田層の厚みも略同等となる。それゆえ、台座部材8の天地いずれの端面が第1のランド5に半田接合されても、台座部材8と第1のランド5との間隔がばらつくことはない。   Since the pedestal member 8 manufactured in this way is supplied to the circuit board 2 all at once by an automatic feeder without distinguishing the top and bottom, the pedestal member 8 to be soldered to the first land 5 of the circuit board 2 is used. In some cases, a chamfered shape portion 8a exists on the opposite surface (see FIG. 1), and in other cases, a chamfered shape portion 8b exists (see FIG. 3). However, regardless of which end face of the pedestal member 8 is soldered to the first land 5, the amount of solder 12 flowing into the chamfered shape portions 8a, 8b facing the first land 5 during reflow soldering is substantially the same. Therefore, the thickness of the solder layer interposed between the first land 5 and the end surface is substantially the same. Therefore, the distance between the base member 8 and the first land 5 does not vary even if any of the top and bottom end surfaces of the base member 8 is soldered to the first land 5.

以上説明したように、本実施形態例に係る電子回路ユニット1は、金属板15を打ち抜いて形成された台座部材8の天地両端面に面取り量が略同等な面取り形状部8a,8bが設けられており、この台座部材8の天地いずれの端面が回路基板2の第1のランド5に半田接合されても、台座部材8と第1のランド5との間隔がばらつくことがない。それゆえ、かかる台座部材8を回路基板2の下面側の四隅に配設して構成される電子回路ユニット1は、これら台座部材8の下面の高さ位置がばらつかなくなってマザー基板20上での回路基板2の傾きを防止でき、よって回路基板2の傾きに起因する実装不良が発生しなくなる。   As described above, in the electronic circuit unit 1 according to this embodiment, the chamfered portions 8a and 8b having substantially the same chamfering amount are provided on both top and bottom surfaces of the base member 8 formed by punching the metal plate 15. Even if any of the top and bottom end surfaces of the base member 8 is soldered to the first land 5 of the circuit board 2, the distance between the base member 8 and the first land 5 does not vary. Therefore, in the electronic circuit unit 1 configured by disposing the pedestal members 8 at the four corners on the lower surface side of the circuit board 2, the height positions of the lower surfaces of the pedestal members 8 do not vary, so The inclination of the circuit board 2 can be prevented, so that no mounting failure due to the inclination of the circuit board 2 occurs.

また、本実施形態例では、金属板15から打ち抜かれた段階で台座部材8の片面に形成されるダレを一方の面取り形状部8bとして利用し、他方の面取り形状部8aを打ち抜き加工後のプレス加工によって形成しているため、プレス工程を追加するだけで所望形状の台座部材8を容易に作製することができる。   Further, in the present embodiment example, a sag formed on one surface of the base member 8 when it is punched from the metal plate 15 is used as one chamfered shape portion 8b, and the other chamfered shape portion 8a is stamped after punching. Since it is formed by processing, the base member 8 having a desired shape can be easily produced simply by adding a pressing step.

また、本実施形態例のように台座部材8の上面と下面が平坦面であれば、その平坦面に多くの半田を付着させて台座部材8の剥離強度を高めることが容易となる。しかも、本実施形態例では、台座部材8の上面と下面が円形で面取り形状部8a,8bが円環状に形成されているため、実装後の電子回路ユニット1に衝撃等の大きな外力が作用したときに、台座部材8の特定部位に応力が集中しにくくなって剥離強度が一層高められている。ただし、台座部材が円板状でない場合にも、その天地両端面に面取り量が略同等な面取り形状部を設けておくことによって、本実施形態例とほぼ同様の効果が期待できる。   Further, if the upper surface and the lower surface of the pedestal member 8 are flat surfaces as in this embodiment, it is easy to increase the peel strength of the pedestal member 8 by attaching a lot of solder to the flat surface. Moreover, in this embodiment, the upper and lower surfaces of the pedestal member 8 are circular and the chamfered portions 8a and 8b are formed in an annular shape, so that a large external force such as an impact acts on the electronic circuit unit 1 after mounting. Sometimes, stress is less likely to concentrate on a specific part of the base member 8, and the peel strength is further increased. However, even when the pedestal member is not in the shape of a disk, it is possible to expect substantially the same effect as in the present embodiment example by providing chamfered portions having substantially the same chamfering amount on both end surfaces of the top and bottom.

なお、上記実施形態例では、回路基板2の四隅に台座部材8を配設しているが、台座部材8の個数や配置は回路基板2の形状や大きさ等に応じて適宜選択可能である。また、回路基板2は単層基板であってもよく、回路基板2の下面に電子部品3が搭載されていなくてもよい。   In the embodiment described above, the pedestal members 8 are disposed at the four corners of the circuit board 2, but the number and arrangement of the pedestal members 8 can be appropriately selected according to the shape and size of the circuit board 2. . The circuit board 2 may be a single layer board, and the electronic component 3 may not be mounted on the lower surface of the circuit board 2.

本発明の実施形態例に係る電子回路ユニットを面実装した状態を示す要部断面図である。It is principal part sectional drawing which shows the state which surface mounted the electronic circuit unit which concerns on the example of embodiment of this invention. 該電子回路ユニットで用いた回路基板の下面図である。It is a bottom view of the circuit board used with this electronic circuit unit. 該電子回路ユニットの図1とは異なる部位を示す要部断面図である。It is principal part sectional drawing which shows the site | part different from FIG. 1 of this electronic circuit unit. 該電子回路ユニットで用いられる台座部材の作製手順を示す説明図である。It is explanatory drawing which shows the preparation procedures of the base member used with this electronic circuit unit. 該台座部材の斜視図である。It is a perspective view of this base member. 従来例に係る台座部材の説明図である。It is explanatory drawing of the base member which concerns on a prior art example. 図6に示す台座部材を天地逆向きに使用した場合の説明図である。It is explanatory drawing at the time of using the base member shown in FIG. 6 upside down.

符号の説明Explanation of symbols

1 電子回路ユニット
2 回路基板
3 電子部品
4 配線パターン
5 第1のランド
6 第2のランド
8 台座部材
8a,8b 面取り形状部
9 半田ボール
12 半田
15 金属板
20 マザー基板
80 円板部材
80a バリ面
80b ダレ面
DESCRIPTION OF SYMBOLS 1 Electronic circuit unit 2 Circuit board 3 Electronic component 4 Wiring pattern 5 1st land 6 2nd land 8 Base member 8a, 8b Chamfering shape part 9 Solder ball 12 Solder 15 Metal plate 20 Mother board 80 Disc member 80a Burr surface 80b Sagging surface

Claims (3)

少なくとも上面に配線パターンが形成されて下面に第1のランド群および第2のランド群が形成され、且つ前記第2のランド群が前記配線パターンに導通されている回路基板と、この回路基板に搭載されて前記配線パターンに接続された電子部品と、金属板を打ち抜いて形成され前記第1のランド群に半田接合された複数の台座部材と、前記第2のランド群に付設された複数の半田ボールとを備え、前記回路基板の下面とマザー基板の上面との間隔を前記台座部材によって規定しつつ、前記半田ボールを前記マザー基板上の所定部位に接続して実装される電子回路ユニットであって、
前記台座部材が、その上面および下面の周縁にそれぞれ面取り形状部を有していると共に、これら一対の面取り形状部によって面取りされた上面周縁部の空間と下面周縁部の空間の体積が略同等となるように設定されていることを特徴とする面実装型電子回路ユニット。
A circuit board in which a wiring pattern is formed on at least the upper surface, a first land group and a second land group are formed on the lower surface, and the second land group is electrically connected to the wiring pattern; and An electronic component mounted and connected to the wiring pattern; a plurality of pedestal members formed by punching a metal plate and soldered to the first land group; and a plurality of base members attached to the second land group An electronic circuit unit that includes a solder ball and is mounted by connecting the solder ball to a predetermined portion on the mother board while defining a distance between the lower surface of the circuit board and the upper surface of the mother board by the base member There,
The pedestal member has chamfered portions on the periphery of the upper surface and the lower surface, and the volume of the space of the upper surface periphery and the space of the lower surface periphery chamfered by the pair of chamfered portions is substantially equal. A surface-mounting electronic circuit unit characterized by being set to be
請求項1の記載において、一対の前記面取り形状部のうち、一方は前記打ち抜き加工時に形成されたダレであり、他方は前記打ち抜き加工後のプレス加工によって形成された傾斜面であることを特徴とする面実装型電子回路ユニット。   2. The method according to claim 1, wherein one of the pair of chamfered portions is a sag formed during the punching, and the other is an inclined surface formed by pressing after the punching. Surface mount electronic circuit unit. 請求項1または2の記載において、前記台座部材の上面および下面が円形な平坦面であって、前記面取り形状部が円環状に形成されていることを特徴とする面実装型電子回路ユニット。   3. The surface mount electronic circuit unit according to claim 1, wherein the upper surface and the lower surface of the pedestal member are circular flat surfaces, and the chamfered portion is formed in an annular shape.
JP2007188385A 2007-07-19 2007-07-19 Surface mounted electronic circuit unit Withdrawn JP2009026946A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007188385A JP2009026946A (en) 2007-07-19 2007-07-19 Surface mounted electronic circuit unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007188385A JP2009026946A (en) 2007-07-19 2007-07-19 Surface mounted electronic circuit unit

Publications (1)

Publication Number Publication Date
JP2009026946A true JP2009026946A (en) 2009-02-05

Family

ID=40398487

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007188385A Withdrawn JP2009026946A (en) 2007-07-19 2007-07-19 Surface mounted electronic circuit unit

Country Status (1)

Country Link
JP (1) JP2009026946A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2221820A2 (en) 2009-02-09 2010-08-25 Funai Electric Co., Ltd. Disc apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2221820A2 (en) 2009-02-09 2010-08-25 Funai Electric Co., Ltd. Disc apparatus

Similar Documents

Publication Publication Date Title
JP4113679B2 (en) Manufacturing method of three-dimensional mounting package
JP6113585B2 (en) Electronic component module, substrate, and electronic component module manufacturing method
JPH06334298A (en) Mounting structure of surface mount part
JP6342626B2 (en) Laminated board
JP4401241B2 (en) Standoff / mask structure for electrical interconnection
JP2006210852A (en) Circuit board with surface-mounting circuit component, and its manufacture
JP2007234749A (en) Manufacturing method of chip-shape solid electrolytic capacitor
JP2009026946A (en) Surface mounted electronic circuit unit
JP2010103295A (en) Method for manufacturing end surface through-hole wiring substrate
JP2008186962A (en) Multilayer interconnection board
JP3093800U (en) Electronic unit
JP2008041848A (en) Soldering structure
JP2009147162A (en) Multi-sided substrate and printed wiring board manufacturing method
JP2007012690A (en) Mounting structure of ball grid array package
JP2008205101A (en) Manufacturing method of electronic component mounted substrate and electronic component mounted substrate
JP2005123569A (en) Method of mounting wafer on printed wiring substrate
JP2016163020A (en) Board connection structure
JP6622239B2 (en) Manufacturing method of semiconductor device
WO2011158456A1 (en) Semiconductor device and process for production thereof, and mounting body equipped with the semiconductor device
JP2011114158A (en) Printed-wiring board laminate and method of manufacturing the same
JP2009152331A (en) Wiring board processing method and semiconductor device
JP2008078565A (en) Aggregate substrate, and circuit substrate
JP4677382B2 (en) Manufacturing method of ceramic substrate
JP2005251857A (en) Printed circuit board and printed circuit board manufacturing method
JP2007027341A (en) Printed wiring board and electronic-components mounting structure

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20101005