JP2004289083A - Substrate for mounting electronic component and method of mounting electronic component - Google Patents
Substrate for mounting electronic component and method of mounting electronic component Download PDFInfo
- Publication number
- JP2004289083A JP2004289083A JP2003082425A JP2003082425A JP2004289083A JP 2004289083 A JP2004289083 A JP 2004289083A JP 2003082425 A JP2003082425 A JP 2003082425A JP 2003082425 A JP2003082425 A JP 2003082425A JP 2004289083 A JP2004289083 A JP 2004289083A
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- mounting
- adhesive
- component mounting
- mounting position
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Structure Of Printed Boards (AREA)
- Wire Bonding (AREA)
Abstract
Description
【0001】
【発明の属する技術分野】
本発明は、電子部品が実装される電子部品実装用の基板および電子部品実装方法に関するものである。
【0002】
【従来の技術】
電子部品の種類として、金属バンプなどの外部接続用電極が下面に設けられたフェイスダウン型の電子部品が知られている。このような電子部品を基板に実装する場合には、金属バンプを基板の実装位置に形成された回路電極に半田接合や導電性ペーストなどによって接続する(例えば特許文献1参照)。この実装構造において、金属バンプの接続部を補強してより高い信頼性を確保する必要がある場合には、電子部品と基板との間に樹脂接着材を介在させて補強樹脂部を形成することが行われる。この補強樹脂部の形成には、電子部品の搭載に先立って予め基板に樹脂を塗布しておく方法や、電子部品を基板に搭載した後に樹脂を注入する方法が用いられる。
【0003】
【特許文献1】
特開昭63−122135号公報
【0004】
【発明が解決しようとする課題】
近年電子部品の薄型化が進み、100μm以下の厚みのものが用いられるようになっている。このような薄型部品について上述の補強樹脂部を形成する場合には、樹脂接着材の挙動に起因して次のような問題が生じる。すなわち、ペースト状の樹脂接着材は、固体面と接触すると表面張力によって固体面に沿って這い上がるという性質を有しており、上述の電子部品実装において樹脂接着材上に電子部品を搭載すると、樹脂接着材は電子部品の側端部から這い上がる。
【0005】
このとき、電子部品が薄いと這い上がった樹脂接着材が電子部品の上面まで到達してしまい、この樹脂接着材が電子部品の実装に用いられる実装ツールに付着して汚染するという不具合を招き易い。そしてこの問題は、電子部品の搭載後に樹脂接着材を注入する場合においても同様に生じる。
【0006】
そこで本発明は、樹脂接着材の電子部品上面への這い上りを解消できる電子部品実装用の基板および電子部品実装方法を提供することを目的とする。
【0007】
【課題を解決するための手段】
請求項1記載の電子部品実装用の基板は、外部接続用電極を介して電子部品が実装される電子部品実装用の基板であって、前記電子部品が接着材により固着される実装位置と、この実装位置に形成され前記外部接続用電極が接続される回路電極と、前記実装位置の外縁部に形成され実装位置に供給された前記接着材が流下する低部とを備えた。
【0008】
請求項2記載の電子部品実装用の基板は、請求項1記載の電子部品実装用の基板であって、前記低部が下り勾配の傾斜面である。
【0009】
請求項3記載の電子部品実装用の基板は、請求項1記載の電子部品実装用の基板であって、前記低部が段差部である。
【0010】
請求項4記載の電子部品実装用の基板は、請求項1記載の電子部品実装用の基板であって、前記低部が溝部である。
【0011】
請求項5記載の電子部品実装方法は、外部接続用電極を介して電子部品を基板に実装する電子部品実装方法であって、回路電極が形成され外縁部に高さが低い低部が形成された実装位置に接着材を供給する接着材供給工程と、接着材が供給された実装位置に前記電子部品を前記外部接続用電極を介して搭載する部品搭載工程と、前記実装位置からはみ出した余剰の接着材を前記低部内に流下させる接着材流下工程とを含む。
【0012】
請求項6記載の電子部品実装方法は、外部接続用電極を介して電子部品を基板に実装する電子部品実装方法であって、回路電極が形成され外縁部に高さが低い低部が形成された実装位置に前記外部接続用電極を介して搭載する部品搭載工程と、前記電子部品の下面と実装位置の上面との間に接着材を供給する接着材供給工程と、前記実装位置からはみ出した余剰の接着材を前記低部内に流下させる接着材流下工程とを含む。
【0013】
請求項7記載の電子部品実装方法は、請求項5または6記載の電子部品実装方法であって、前記低部が下り勾配の傾斜面である。
【0014】
請求項8記載の電子部品実装方法は、請求項5または6記載の電子部品実装方法であって、前記低部が段差部である。
【0015】
請求項9記載の電子部品実装方法は、請求項5または6記載の電子部品実装方法であって、前記低部が溝部である。
【0016】
本発明によれば、電子部品が接着材により固着される実装位置の外縁部に、実装位置に供給された接着材が流下する低部を形成することにより、電子部品搭載状態における接着材の電子部品上面への這い上りを解消することができる。
【0017】
【発明の実施の形態】
次に本発明の実施の形態を図面を参照して説明する。図1は本発明の一実施の形態の電子部品実装用の基板の斜視図、図2は本発明の一実施の形態の電子部品実装方法の工程説明図、図3は本発明の一実施の形態の電子部品実装用の基板の断面図、図4は本発明の一実施の形態の電子部品実装用の基板の断面図である。
【0018】
まず、図1を参照して電子部品実装用の基板について説明する。基板1上面において電子部品が実装される実装位置には、平面視して4角形の凸状部1aが形成されている。凸状部1aの上面は電子部品が実装される部品実装面1bとなっており、部品実装面1bの周囲は高さが部品実装面1bよりも高さが低いテーパ状下り勾配の傾斜面1cとなっている(図2(a)も参照)。すなわち、実装位置の外縁部には、高さが部品実装面1bよりも低い低部が形成されている。
【0019】
基板1の凸状部1aの周囲には複数の回路電極2が形成されている。各回路電極2は部品実装面1bの4周まで延出しており、延出端部は部品接続用の端子2aとなっている。電子部品が基板1に実装された状態では、電子部品の外部接続用電極が端子2aに接続される。
【0020】
次に電子部品実装方法について説明する。図2(a)は基板1の断面を示している。図2(b)に示すように、部品実装面1bには、端子2aを覆ってペースト状の樹脂接着材(接着材)3が供給される(接着材供給工程)。次いで図2(c)に示すように、樹脂接着材塗布後の基板1には、回路が形成された回路形成面である下面に外部接続用電極である金属バンプ5が形成された電子部品4が搭載される(部品搭載工程)。すなわち、実装位置に電子部品が金属バンプ5を介して搭載される。
【0021】
この搭載動作においては、電子部品4を下降させて樹脂接着材3を介して金属バンプ5を端子2aに押し付ける。これにより、金属バンプ5が端子2aと接続される。そして樹脂接着材3が硬化することにより、電子部品4は基板1に固着され、電子部品4の実装が完了する。
【0022】
このとき、電子部品4の下面によって押しのけられて部品実装面1bの外側に移動した樹脂接着材3は、傾斜面1cに沿って下方に流動する。すなわち、電子部品4の下面と部品実装面1bとの間に収容されない余剰の樹脂接着材3は、低部である傾斜面1cに流下する(接着材流下工程)。
【0023】
これにより、樹脂接着材3が電子部品4の側端部から這い上がって、電子部品4の上面に到達することによる実装ツールの汚染などの不具合を防止することができる。電子部品4の搭載後に電子部品4の下面と部品実装面1b(実装位置の上面)との間に樹脂接着材3を供給する場合も同様である。但し、電子部品搭載前に実装位置に樹脂接着材3を供給する方が、接着材を迅速に供給できるので望ましい。
【0024】
なお余剰の樹脂接着材3を流下させる低部の形態としては、上述例の傾斜面1c以外にも各種の形態が可能であり、例えば図3に示すような基板を採用するようにしてもよい。図3(a)に示す基板11は、実装位置に設けられ上面が部品実装面11bである凸状部11aの4辺の外縁部に、周囲の基板上面との間に切り立った形状の高さ差がある段差部11cを設けた例を示している。また図3(b)に示す基板21は、実装位置に設けられた部品実装面21aの外縁部に、基板上面から削り込まれた溝部21bを設けた例を示している。
【0025】
これらの場合においても、部品搭載時に実装位置からはみ出した余剰の樹脂接着材3は、部品実装面よりも高さが低い低部に流入し、同様に樹脂接着材3の電子部品4への這い上がりを防止することができる。
【0026】
なお、上記実施の形態においては、下面に外部接続用電極を備えた電子部品を、この外部接続用電極が接続される回路電極が形成された基板に搭載する例を示したが、本発明はこれに限られるものではない。
【0027】
例えば図4に示す基板1Aのように、電子部品4Aと接続される外部接続用電極としての金属バンプ5を回路電極2の上面に設けてもよい。要は電子部品が接着材により固着される実装位置の外縁部に実装位置に供給された接着材が流下する低部が存在すればよく、外部接続用電極が電子部品側にあっても回路電極側にあっても構わない。なお、外部接続用電極を電子部品側に設けた方が、基板の構造が容易になるので好ましい。
【0028】
【発明の効果】
本発明によれば、電子部品が接着材により固着される実装位置の外縁部に、実装位置に供給された接着材が流下する低部を形成することにより、接着材の電子部品上面への這い上りを解消することができ、接着材が電子部品の上面に付着することによる実装ツールの汚染などの不具合を防止することができる。
【図面の簡単な説明】
【図1】本発明の一実施の形態の電子部品実装用の基板の斜視図
【図2】本発明の一実施の形態の電子部品実装方法の工程説明図
【図3】本発明の一実施の形態の電子部品実装用の基板の断面図
【図4】本発明の一実施の形態の電子部品実装用の基板の断面図
【符号の説明】
1,11,21 基板
1b、11b、21a 部品実装面
1c 傾斜面
2 回路電極
3 樹脂接着材
4 電子部品
5 金属バンプ
11c 段差部
21b 溝部[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an electronic component mounting board on which electronic components are mounted and an electronic component mounting method.
[0002]
[Prior art]
As a type of electronic component, a face-down type electronic component in which an external connection electrode such as a metal bump is provided on a lower surface is known. When such an electronic component is mounted on a substrate, a metal bump is connected to a circuit electrode formed at a mounting position of the substrate by solder bonding, conductive paste, or the like (for example, see Patent Document 1). In this mounting structure, if it is necessary to reinforce the connection parts of the metal bumps to ensure higher reliability, form a reinforcing resin part by interposing a resin adhesive between the electronic component and the board. Is performed. For forming the reinforcing resin portion, a method of applying a resin to a substrate in advance before mounting the electronic component, or a method of injecting the resin after mounting the electronic component on the substrate is used.
[0003]
[Patent Document 1]
JP-A-63-122135
[Problems to be solved by the invention]
In recent years, electronic components have become thinner, and those having a thickness of 100 μm or less have been used. When the above-mentioned reinforcing resin portion is formed for such a thin component, the following problem occurs due to the behavior of the resin adhesive. That is, the paste-like resin adhesive has a property of crawling along the solid surface due to surface tension when it comes into contact with the solid surface, and when the electronic component is mounted on the resin adhesive in the electronic component mounting described above, The resin adhesive rises from the side edge of the electronic component.
[0005]
At this time, if the electronic component is thin, the cleaved resin adhesive reaches the upper surface of the electronic component, and this resin adhesive tends to adhere to a mounting tool used for mounting the electronic component and become contaminated. . This problem also occurs when a resin adhesive is injected after mounting the electronic component.
[0006]
Accordingly, it is an object of the present invention to provide an electronic component mounting board and an electronic component mounting method which can prevent the resin adhesive from climbing up to the upper surface of the electronic component.
[0007]
[Means for Solving the Problems]
The electronic component mounting board according to
[0008]
An electronic component mounting board according to a second aspect is the electronic component mounting board according to the first aspect, wherein the lower portion is a downward slope.
[0009]
An electronic component mounting board according to a third aspect is the electronic component mounting board according to the first aspect, wherein the low portion is a step portion.
[0010]
An electronic component mounting board according to a fourth aspect is the electronic component mounting board according to the first aspect, wherein the lower portion is a groove.
[0011]
An electronic component mounting method according to a fifth aspect is an electronic component mounting method for mounting an electronic component on a substrate via an external connection electrode, wherein a circuit electrode is formed and a low portion having a low height is formed at an outer edge portion. An adhesive supplying step of supplying an adhesive to the mounting position, a component mounting step of mounting the electronic component via the external connection electrode at the mounting position to which the adhesive is supplied, and a surplus that protrudes from the mounting position. Flowing down the adhesive into the lower portion.
[0012]
An electronic component mounting method according to claim 6, wherein the electronic component is mounted on a substrate via an external connection electrode, wherein the circuit electrode is formed and a low portion having a low height is formed at an outer edge portion. A component mounting step of mounting via the external connection electrode at the mounting position, an adhesive supplying step of supplying an adhesive between the lower surface of the electronic component and the upper surface of the mounting position, An adhesive flow-down step of flowing excess adhesive into the lower portion.
[0013]
An electronic component mounting method according to a seventh aspect is the electronic component mounting method according to the fifth or sixth aspect, wherein the lower portion is a downward slope.
[0014]
An electronic component mounting method according to an eighth aspect is the electronic component mounting method according to the fifth or sixth aspect, wherein the low portion is a step portion.
[0015]
An electronic component mounting method according to claim 9 is the electronic component mounting method according to
[0016]
According to the present invention, by forming a low portion where the adhesive supplied to the mounting position flows down at the outer edge portion of the mounting position where the electronic component is fixed by the adhesive, the electronic component of the adhesive in the electronic component mounted state is formed. Crawling up to the upper surface of the component can be eliminated.
[0017]
BEST MODE FOR CARRYING OUT THE INVENTION
Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 is a perspective view of an electronic component mounting board according to one embodiment of the present invention, FIG. 2 is a process explanatory view of an electronic component mounting method according to one embodiment of the present invention, and FIG. FIG. 4 is a cross-sectional view of an electronic component mounting board according to an embodiment of the present invention. FIG. 4 is a cross-sectional view of an electronic component mounting board according to an embodiment of the present invention.
[0018]
First, a substrate for mounting electronic components will be described with reference to FIG. At the mounting position where the electronic component is mounted on the upper surface of the
[0019]
A plurality of
[0020]
Next, an electronic component mounting method will be described. FIG. 2A shows a cross section of the
[0021]
In this mounting operation, the
[0022]
At this time, the
[0023]
Thereby, it is possible to prevent a problem such as contamination of the mounting tool due to the
[0024]
In addition, as a form of the lower part for flowing the
[0025]
Also in these cases, the
[0026]
Note that, in the above-described embodiment, an example is shown in which an electronic component provided with an external connection electrode on a lower surface is mounted on a substrate on which a circuit electrode to which the external connection electrode is connected is formed. It is not limited to this.
[0027]
For example, like a substrate 1A shown in FIG. 4, a
[0028]
【The invention's effect】
According to the present invention, by forming a low portion where the adhesive supplied to the mounting position flows down at the outer edge of the mounting position where the electronic component is fixed by the adhesive, the adhesive crawls on the upper surface of the electronic component. Ascending can be eliminated, and problems such as contamination of the mounting tool due to the adhesive material adhering to the upper surface of the electronic component can be prevented.
[Brief description of the drawings]
FIG. 1 is a perspective view of an electronic component mounting board according to an embodiment of the present invention; FIG. 2 is a process explanatory view of an electronic component mounting method according to an embodiment of the present invention; FIG. FIG. 4 is a cross-sectional view of an electronic component mounting board according to an embodiment of the present invention. FIG. 4 is a cross-sectional view of an electronic component mounting board according to an embodiment of the present invention.
1, 11, 21
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003082425A JP4100213B2 (en) | 2003-03-25 | 2003-03-25 | Electronic component mounting board and electronic component mounting method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003082425A JP4100213B2 (en) | 2003-03-25 | 2003-03-25 | Electronic component mounting board and electronic component mounting method |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2004289083A true JP2004289083A (en) | 2004-10-14 |
JP4100213B2 JP4100213B2 (en) | 2008-06-11 |
Family
ID=33295721
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003082425A Expired - Fee Related JP4100213B2 (en) | 2003-03-25 | 2003-03-25 | Electronic component mounting board and electronic component mounting method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4100213B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006163450A (en) * | 2004-12-02 | 2006-06-22 | Fujitsu Ltd | Rfid tag and manufacturing method therefor |
WO2008078746A1 (en) * | 2006-12-26 | 2008-07-03 | Panasonic Corporation | Semiconductor element mounting structure and semiconductor element mounting method |
WO2015000248A1 (en) * | 2013-07-04 | 2015-01-08 | 北京京东方光电科技有限公司 | Chip on glass bonding method and structure |
EP3300463A1 (en) * | 2016-09-26 | 2018-03-28 | Hitachi Power Semiconductor Device, Ltd. | Semiconductor device |
US10022850B2 (en) | 2014-07-30 | 2018-07-17 | Daemo Engineering Co., Ltd. | Stepless variable auto stroke hydraulic breaker system |
WO2020079744A1 (en) * | 2018-10-16 | 2020-04-23 | 株式会社Fuji | Circuit formation method |
-
2003
- 2003-03-25 JP JP2003082425A patent/JP4100213B2/en not_active Expired - Fee Related
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006163450A (en) * | 2004-12-02 | 2006-06-22 | Fujitsu Ltd | Rfid tag and manufacturing method therefor |
WO2008078746A1 (en) * | 2006-12-26 | 2008-07-03 | Panasonic Corporation | Semiconductor element mounting structure and semiconductor element mounting method |
US8110933B2 (en) | 2006-12-26 | 2012-02-07 | Panasonic Corporation | Semiconductor device mounted structure and semiconductor device mounted method |
JP5039058B2 (en) * | 2006-12-26 | 2012-10-03 | パナソニック株式会社 | Semiconductor device mounting structure |
WO2015000248A1 (en) * | 2013-07-04 | 2015-01-08 | 北京京东方光电科技有限公司 | Chip on glass bonding method and structure |
US10022850B2 (en) | 2014-07-30 | 2018-07-17 | Daemo Engineering Co., Ltd. | Stepless variable auto stroke hydraulic breaker system |
EP3300463A1 (en) * | 2016-09-26 | 2018-03-28 | Hitachi Power Semiconductor Device, Ltd. | Semiconductor device |
WO2020079744A1 (en) * | 2018-10-16 | 2020-04-23 | 株式会社Fuji | Circuit formation method |
JPWO2020079744A1 (en) * | 2018-10-16 | 2021-03-18 | 株式会社Fuji | Circuit formation method |
JP7083039B2 (en) | 2018-10-16 | 2022-06-09 | 株式会社Fuji | Circuit formation method |
Also Published As
Publication number | Publication date |
---|---|
JP4100213B2 (en) | 2008-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4809761B2 (en) | Method for attaching area array device to electric substrate and patterned underfill film | |
JP5899517B2 (en) | Manufacturing method and manufacturing system of component mounting board | |
US20150371931A1 (en) | Semiconductor device and method for producing same | |
WO2010122757A1 (en) | Method for mounting semiconductor package component, and structure having semiconductor package component mounted therein | |
JP3608536B2 (en) | Electronic component mounting method | |
JP2003218289A (en) | Semiconductor device and method for manufacturing the same and print mask | |
JP4100213B2 (en) | Electronic component mounting board and electronic component mounting method | |
JP5036397B2 (en) | Manufacturing method of chip embedded substrate | |
KR20130122218A (en) | Method for manufacturing underfill flip chip package | |
JP2005302835A (en) | Semiconductor device and its manufacturing method | |
JP3356014B2 (en) | Semiconductor element | |
JP5464897B2 (en) | Mounting method and mounting structure for semiconductor package components | |
JP2008135410A (en) | Method for mounting electronic component, circuit board having electronic component mounted thereon, and electronic equipment having circuit board mounted thereon | |
JP2008277594A (en) | Semiconductor device, manufacturing method thereof, and lead frame used for the manufacturing method | |
JP2005032943A (en) | Substrate for surface-mounted element | |
JP2005340451A (en) | Semiconductor device, its manufacturing method, circuit board, and electronic apparatus | |
JP5707569B2 (en) | Mounting method and mounting structure for semiconductor package components | |
JPH10247697A (en) | Surface mounting type semiconductor plastic package and its manufacture | |
JP2006286797A (en) | Mounting method | |
EP1286577A1 (en) | Method of fixing electronic part | |
JP2003218250A (en) | Electronic component device | |
JP2006093178A (en) | Method for manufacturing electronic equipment | |
JP2002164386A (en) | Board for mounting ic, its manufacturing method and method for mounting ic thereon | |
JP2006005208A (en) | Semiconductor device and its mounting method | |
JP2004297093A (en) | Electronic component and packaging method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060111 |
|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20060214 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071228 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080115 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080204 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080226 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080310 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110328 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110328 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120328 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130328 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130328 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140328 Year of fee payment: 6 |
|
LAPS | Cancellation because of no payment of annual fees |