[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

JP2003023237A - Printed board device - Google Patents

Printed board device

Info

Publication number
JP2003023237A
JP2003023237A JP2001206294A JP2001206294A JP2003023237A JP 2003023237 A JP2003023237 A JP 2003023237A JP 2001206294 A JP2001206294 A JP 2001206294A JP 2001206294 A JP2001206294 A JP 2001206294A JP 2003023237 A JP2003023237 A JP 2003023237A
Authority
JP
Japan
Prior art keywords
solder
land
coat
circuit board
printed circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2001206294A
Other languages
Japanese (ja)
Inventor
Norio Mizuguchi
紀雄 水口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AMTEX CORP
Original Assignee
AMTEX CORP
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AMTEX CORP filed Critical AMTEX CORP
Priority to JP2001206294A priority Critical patent/JP2003023237A/en
Publication of JP2003023237A publication Critical patent/JP2003023237A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

PROBLEM TO BE SOLVED: To ensure reliability of connection between a lead and a wiring pattern by preventing stripping of solder and a land. SOLUTION: A solder coat f is provided to cover the inner circumferential surface at the tubular part a1 of a land a and the upper and lower surfaces at the flange part a2 and solder e for connecting a lead wire L is provided on the inner circumferential surface at the tubular part f1 of the solder coat f and on the upper and lower surfaces at the flange part a2. Since the outside diameter at a projecting part e1 is set smaller than the outside diameter at the flange part f2 on the upper and lower surface sides of the solder coat f, the projecting part e1 of the solder e does not function to raise the flange part f2 thus preventing easy stripping.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】この発明は、プリント基板装
置、特にランドと配線パターンとの剥離を防止するため
の構造に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a printed circuit board device, and more particularly to a structure for preventing separation between a land and a wiring pattern.

【0002】[0002]

【従来の技術】従来、図3ないし図6に示すように、抵
抗,コンデンサ等の電子実装部品Mのリード線Lをプリ
ント基板bのスルーホールCにはんだeを用いてはんだ
付けするには、通常鉛フリーはんだでフローはんだ付け
を行っている。はんだeを介してリード線Lとプリント
基板bの表面の配線パターンgとの電気的接続を行うも
のである。各図において、従来のプリント基板装置で
は、プリント基板bに設けられたスルーホールCの内周
面を被う筒部a1及び、スルーホール近傍の上,下表面
を被うフランジ部a2を有するランド(銅眼部)aと、
当該ランドaの筒部a1を貫通する如く設けられる電子
実装部品Mのリード線Lと、上記ランドa内に溶着され
て上,下表面側にはみ出るはみ出し部e1を有するよう
に被着されるはんだeとを備えている。
2. Description of the Related Art Conventionally, as shown in FIGS. 3 to 6, in order to solder a lead wire L of an electronic mounting component M such as a resistor and a capacitor to a through hole C of a printed circuit board b using a solder e, Usually, flow soldering is performed with lead-free solder. The electrical connection between the lead wire L and the wiring pattern g on the surface of the printed board b is performed via the solder e. In each drawing, in a conventional printed circuit board device, a land having a cylindrical portion a1 covering the inner peripheral surface of a through hole C provided on a printed circuit board b and a flange portion a2 covering upper and lower surfaces near the through hole. (Copper-eye part) a,
The lead wire L of the electronic mounting component M provided so as to penetrate the cylindrical portion a1 of the land a, and the solder that is welded in the land a and has the protruding portion e1 protruding to the upper and lower surface sides. e and.

【0003】なお、図中dは配線パターンgの表面側に
被着されるレジストである。従来では、以上のようには
み出し部e1の外周がレジストdで規制されてはいる
が、このはみ出し部e1の外周が、ランドaのフランジ
部a2の外周と配線パターンgとの継ぎ目a3に対応す
る如く構成されている。
In the figure, d is a resist applied on the surface side of the wiring pattern g. Conventionally, the outer periphery of the protruding portion e1 is regulated by the resist d as described above, but the outer periphery of the protruding portion e1 corresponds to the joint a3 between the outer periphery of the flange portion a2 of the land a and the wiring pattern g. It is configured as follows.

【0004】[0004]

【発明が解決しようとする課題】しかし、従来は、はん
だ付け直後に、はんだのはみ出し部e1の外周が図5に
示すように継ぎ目a3より離れてしまい、配線パターン
gとの電気的接続が悪くなったり、図6に示すようには
み出し部e1の収縮にもとづきフランジ部a2が筒部a
1方向に引張られると、フランジ部a2と配線パターン
gとが剥離して剥離部tが発生して、電気的接続が劣化
するという問題があった。これは、はんだ付け直後には
んだが冷えて固まる段階で特定の金属元素が偏折した
り、固まらずに残ったりすること、プリント基板bの収
縮がはんだの収縮と同時に発生するためであると考えら
れる。
However, conventionally, immediately after soldering, the outer periphery of the solder protruding portion e1 is separated from the joint a3 as shown in FIG. 5, resulting in poor electrical connection with the wiring pattern g. As shown in FIG. 6, the flange portion a2 is caused to contract due to the contraction of the protruding portion e1.
When it is pulled in one direction, the flange portion a2 and the wiring pattern g are peeled off to generate a peeled portion t, which causes a problem that electrical connection is deteriorated. It is considered that this is because a specific metal element is biased or remains unhardened in a stage where the solder is cooled and hardened immediately after soldering, and the shrinkage of the printed circuit board b occurs at the same time as the shrinkage of the solder. To be

【0005】この発明は上記課題を解決するためになさ
れたもので、はんだと配線パターンとの間の電気的接続
不良、ランドと配線パターンとの間の電気的接続不良を
なくすようにして信頼性を高めるものである。
The present invention has been made to solve the above-mentioned problems, and eliminates the electrical connection failure between the solder and the wiring pattern and the electrical connection failure between the land and the wiring pattern, thereby improving reliability. It will increase

【課題を解決するための手段】[Means for Solving the Problems]

【0006】この請求項1に係わる発明は、プリント基
板に設けられたスルーホールの内周面及びスルーホール
近傍の上,下表面を被うランドと、当該ランドを貫通す
る如く設けられる電子実装部品のリード線と、上記ラン
ド内に溶着されて上,下表面側にはみ出るように被着さ
れるはんだとを備えたプリント基板装置において、上記
ランドの内周面及び上,下表面を被うはんだコートを設
け、上記はんだを、このはんだコートの内周面及び上,
下表面に設けるようにした。
According to a first aspect of the present invention, there is provided a land covering the inner peripheral surface of the through hole provided on the printed circuit board and the upper and lower surfaces in the vicinity of the through hole, and an electronic mounting component provided so as to penetrate the land. Of the lead wire and the solder that is welded in the land and is applied so as to protrude to the upper and lower surface sides, a solder covering the inner peripheral surface and the upper and lower surfaces of the land. A coat is provided, and the solder is applied to the inner peripheral surface of the solder coat and above,
It is arranged on the lower surface.

【0007】この請求項2に係わる発明は、上記はんだ
コートの上,下表面側の外径は、上記ランドの上,下表
面側の外径よりも小さく設定され、上記はんだの上,下
表面側の外径は上記はんだコートの上,下表面側の外径
よりも小さく設定した。
In the invention according to claim 2, the outer diameters on the upper and lower surface sides of the solder coat are set to be smaller than the outer diameters on the upper and lower surface sides of the land, and the upper and lower surfaces of the solder are set. The outer diameter on the side was set smaller than the outer diameter on the upper and lower surfaces of the solder coat.

【0008】[0008]

【発明の実施の形態】実施の形態1.図1,図2は本発
明によるプリント基板装置の一実施の形態を示す断面図
であり、図3ないし図6と同じものは同一符号を用いて
いる。各図において、プリント基板装置では、ランドa
の筒部a1の内周面及びフランジ部a2の上,下表面を
被うはんだコートfを設け、はんだeを、このはんだコ
ートfの筒部f1の内周面及びフランジ部f2の上,下
表面に設けて、リード線Lを接続するようにした。ここ
で、上記はんだコートfのフランジ部f2の外径は、上
記ランドaのフランジ部a2の外径よりも小さく設定さ
れ、外周が段状となっており、上記はんだeの上,下表
面側のはみ出し部e1の外径は上記はんだコートfの
上,下表面側のフランジ部f2の外径よりも小さく設定
される。
BEST MODE FOR CARRYING OUT THE INVENTION Embodiment 1. 1 and 2 are sectional views showing an embodiment of a printed circuit board device according to the present invention, and the same parts as those in FIGS. 3 to 6 are designated by the same reference numerals. In each drawing, in the printed circuit board device, the land a
A solder coat f covering the inner peripheral surface of the cylindrical portion a1 and the upper and lower surfaces of the flange portion a2 is provided, and the solder e is applied to the inner peripheral surface of the cylindrical portion f1 of the solder coat f and the upper and lower portions of the flange portion f2. It was provided on the surface so that the lead wire L was connected. Here, the outer diameter of the flange portion f2 of the solder coat f is set to be smaller than the outer diameter of the flange portion a2 of the land a, and the outer circumference is stepped, and the upper and lower surface sides of the solder e are The outer diameter of the protruding portion e1 is set to be smaller than the outer diameter of the flange portion f2 on the upper and lower surface sides of the solder coat f.

【0009】この場合、はんだコートfの成分は、鉛フ
リーのはんだ成分(Sn,Ag,Cu)が用いられる。
レジストdは耐湿防止及び絶縁性のために塗布され、ロ
ジン系樹脂皮膜の感光性レジストが用いられる。レジス
トdを塗布後、はんだコートfを被着するものである。
はんだコートfを被着することによりはんだeとはんだ
コートfのはんだ成分が同じであるので、はんだ付け性
が良好となってはんだの接合強度を上げることができ
る。また、配線パターンの銅箔部への熱ストレスを軽減
でき、かつ上記銅箔部の錆を防ぎ、はんだ付け性を向上
できる。以上の構成によれば、はんだeのはみ出し部e
1が収縮しようとしても、はんだeとはんだコートfと
のはんだ成分が同じであるので、一体性が良好なために
接合強度が大きく、しかもはみ出し部e1の外径が小さ
いので、はんだeのはみ出し部e1がフランジ部f2を
持上げるように作用することがなく、より容易に剥離す
ることがない。
In this case, as a component of the solder coat f, a lead-free solder component (Sn, Ag, Cu) is used.
The resist d is applied for prevention of moisture resistance and insulation, and a rosin-based resin film photosensitive resist is used. After applying the resist d, the solder coat f is applied.
By applying the solder coat f, the solder e and the solder coat f have the same solder component, so that the solderability is improved and the solder joint strength can be increased. Further, heat stress on the copper foil portion of the wiring pattern can be reduced, rust on the copper foil portion can be prevented, and solderability can be improved. According to the above configuration, the protruding portion e of the solder e
Even when 1 tries to shrink, since the solder e and the solder coat f have the same solder component, the bonding strength is high because of good integration, and the outside diameter of the protruding portion e1 is small, so that the protrusion of the solder e The portion e1 does not act to lift the flange portion f2 and does not peel off more easily.

【0010】仮に、フランジ部f2が収縮しようとして
も、フランジ部f2の外周はランドaのフランジ部a2
の外径よりも小さいので、フランジ部a2を剥離しよう
とする力が弱いために、フランジ部a2を配線パターン
gより引離すおそれがなくなる。このため従来の剥離部
が発生しない。このために、長期間に渡ってランドaと
配線パターンgとの電気的接続、ランドaとはんだコー
トf及びはんだコートfとはんだeとの電気的接続の信
頼性を確保できる。
Even if the flange portion f2 tries to contract, the outer periphery of the flange portion f2 is the flange portion a2 of the land a.
Since the outer diameter is smaller than the outer diameter, the force for peeling the flange portion a2 is weak, so that the flange portion a2 is unlikely to be separated from the wiring pattern g. Therefore, the conventional peeling portion does not occur. Therefore, the reliability of the electrical connection between the land a and the wiring pattern g, the electrical connection between the land a and the solder coat f, and the electrical connection between the solder coat f and the solder e can be ensured for a long period of time.

【0011】[0011]

【発明の効果】以上説明したようにランドの内周面及び
上,下表面を被うはんだコートを設け、はんだを、この
はんだコートの内周面及び上,下表面に設けるようにし
たので、はんだ及びランドの剥離を防止でき、電気的接
続の信頼性を向上できる。
As described above, since the solder coat covering the inner peripheral surface and the upper and lower surfaces of the land is provided and the solder is provided on the inner peripheral surface and the upper and lower surfaces of the solder coat, The peeling of the solder and the land can be prevented, and the reliability of electrical connection can be improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】 この発明の一実施の形態を示す断面図であ
る。
FIG. 1 is a sectional view showing an embodiment of the present invention.

【図2】 この発明の一実施の形態の要部を示す断面図
である。
FIG. 2 is a sectional view showing a main part of an embodiment of the present invention.

【図3】 従来のプリント基板装置の一例を示す断面図
である。
FIG. 3 is a cross-sectional view showing an example of a conventional printed circuit board device.

【図4】 従来のプリント基板装置の一例の要部を示す
断面図である。
FIG. 4 is a sectional view showing a main part of an example of a conventional printed circuit board device.

【図5】 従来のプリント基板装置の問題点を説明する
ための断面図である。
FIG. 5 is a cross-sectional view illustrating a problem of a conventional printed circuit board device.

【図6】 従来のプリント基板装置の問題点を説明する
ための断面図である。
FIG. 6 is a cross-sectional view illustrating a problem of a conventional printed circuit board device.

【符号の説明】[Explanation of symbols]

a ランド、a1 筒部、a2 フランジ部、b プリ
ント基板、c スルーホール、d レジスト、e はん
だ、e1 はみ出し部、g 配線パターン、f はんだ
コート、f2 フランジ部。
a land, a1 cylinder part, a2 flange part, b printed circuit board, c through hole, d resist, e solder, e1 protruding part, g wiring pattern, f solder coat, f2 flange part.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 プリント基板に設けられたスルーホール
の内周面及びスルーホール近傍の上,下表面を被うラン
ドと、当該ランドを貫通する如く設けられる電子実装部
品のリード線と、上記ランド内に溶着されて上,下表面
側にはみ出るように被着されるはんだとを備えたプリン
ト基板装置において、 上記ランドの内周面及び上,下表面を被うはんだコート
を設け、上記はんだを、このはんだコートの内周面及び
上,下表面に被着するようにしたことを特徴とするプリ
ント基板装置。
1. A land covering an inner peripheral surface of a through hole provided on a printed circuit board and upper and lower surfaces near the through hole, a lead wire of an electronic mounting component provided so as to penetrate the land, and the land. In a printed circuit board device provided with solder which is welded inside and is applied so as to protrude to the upper and lower surface sides, a solder coat is provided to cover the inner peripheral surface of the land and the upper and lower surfaces, and A printed circuit board device characterized in that the solder coat is adhered to the inner peripheral surface and the upper and lower surfaces.
【請求項2】 上記はんだコートの上,下表面側の外径
は、上記ランドの上,下表面外径よりも小さく設定さ
れ、上記はんだの上,下表面側外径は上記はんだコート
の上,下表面側外径よりも小さく設定されることを特徴
とする請求項1に記載のプリント基板装置。
2. The outer diameters of the upper and lower surface sides of the solder coat are set smaller than the outer diameters of the upper and lower surfaces of the land, and the outer diameters of the upper and lower surface sides of the solder are on the solder coat. The printed circuit board device according to claim 1, wherein the outer diameter is set smaller than the outer diameter of the lower surface side.
JP2001206294A 2001-07-06 2001-07-06 Printed board device Withdrawn JP2003023237A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001206294A JP2003023237A (en) 2001-07-06 2001-07-06 Printed board device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001206294A JP2003023237A (en) 2001-07-06 2001-07-06 Printed board device

Publications (1)

Publication Number Publication Date
JP2003023237A true JP2003023237A (en) 2003-01-24

Family

ID=19042454

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001206294A Withdrawn JP2003023237A (en) 2001-07-06 2001-07-06 Printed board device

Country Status (1)

Country Link
JP (1) JP2003023237A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8795865B2 (en) 2008-03-31 2014-08-05 Samsung Sdi Co., Ltd. Battery pack

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8795865B2 (en) 2008-03-31 2014-08-05 Samsung Sdi Co., Ltd. Battery pack

Similar Documents

Publication Publication Date Title
US6512185B2 (en) Printed-wiring board
EP1313143B1 (en) Perimeter anchored thick film pad
JP2003023237A (en) Printed board device
US20020014346A1 (en) Mounting structure of semiconductor package
JPH05160552A (en) Printed wiring board
US20030153204A1 (en) Terminal structure having large peel strength of land portion and ball
JPH05327152A (en) Wiring substrate and manufacutring method thereof
EP1135011A2 (en) Printed-wiring board
JPH01135050A (en) Semiconductor device
JP3324114B2 (en) Printed board
JPH0648902Y2 (en) Frame ground structure of metal board
JPS63283051A (en) Substrate for hybrid integrated circuit device
JPH05283888A (en) Printed wiring board and manufacturing method thereof
JPH0311903Y2 (en)
KR101600202B1 (en) Structure of the circuit board
JPH1092964A (en) Semiconductor device
JPH1041416A (en) Electronic part
JP2005136339A (en) Substrate-jointing method and its jointing structure
JPH0590984U (en) Printed circuit board
JPH01214197A (en) Printed-wiring board
JP2950234B2 (en) Multilayer printed wiring board
JPH06300540A (en) External appearance inspection method for soldering metal base printed circuit board
JPH09102671A (en) Printed circuit board
JPH11145602A (en) Printed wiring board
JPH1012987A (en) Two-layer circuit board

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20081007