[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

IT1007147B - Circuito integrato - Google Patents

Circuito integrato

Info

Publication number
IT1007147B
IT1007147B IT19929/74A IT1992974A IT1007147B IT 1007147 B IT1007147 B IT 1007147B IT 19929/74 A IT19929/74 A IT 19929/74A IT 1992974 A IT1992974 A IT 1992974A IT 1007147 B IT1007147 B IT 1007147B
Authority
IT
Italy
Prior art keywords
integrated circuit
integrated
circuit
Prior art date
Application number
IT19929/74A
Other languages
English (en)
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Application granted granted Critical
Publication of IT1007147B publication Critical patent/IT1007147B/it

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096Synchronous circuits, i.e. using clock signals
    • H03K19/0963Synchronous circuits, i.e. using clock signals using transistors of complementary type
    • H01L27/0207
    • H01L27/0826
    • H01L27/092
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
IT19929/74A 1973-02-01 1974-01-29 Circuito integrato IT1007147B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NLAANVRAGE7301433,A NL176029C (nl) 1973-02-01 1973-02-01 Geintegreerde logische schakeling met komplementaire transistoren.

Publications (1)

Publication Number Publication Date
IT1007147B true IT1007147B (it) 1976-10-30

Family

ID=19818127

Family Applications (1)

Application Number Title Priority Date Filing Date
IT19929/74A IT1007147B (it) 1973-02-01 1974-01-29 Circuito integrato

Country Status (11)

Country Link
US (1) US4965651A (it)
JP (2) JPS5634093B2 (it)
AT (1) AT359560B (it)
CA (1) CA1001322A (it)
CH (1) CH568658A5 (it)
DE (1) DE2403019A1 (it)
FR (1) FR2216679B1 (it)
GB (1) GB1460961A (it)
IT (1) IT1007147B (it)
NL (1) NL176029C (it)
SE (1) SE401292B (it)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51146195A (en) * 1975-06-11 1976-12-15 Fujitsu Ltd Diode device
GB1604550A (en) * 1977-05-31 1981-12-09 Fujitsu Ltd Method for forming an integrated circuit and an integrated circuit formed by the method
US4295149A (en) * 1978-12-29 1981-10-13 International Business Machines Corporation Master image chip organization technique or method
JPS59162354A (ja) * 1983-03-08 1984-09-13 Nissan Motor Co Ltd 燃料フイルタ−
US4591993A (en) * 1983-11-21 1986-05-27 International Business Machines Corporation Methodology for making logic circuits
US4569032A (en) * 1983-12-23 1986-02-04 At&T Bell Laboratories Dynamic CMOS logic circuits for implementing multiple AND-functions
JPH0681040B2 (ja) * 1984-02-24 1994-10-12 株式会社日立製作所 論理演算回路
JPH0727629Y2 (ja) * 1987-05-14 1995-06-21 日本電気株式会社 スタンダ−ドセル方式の集積回路
JP3093771B2 (ja) * 1990-03-22 2000-10-03 沖電気工業株式会社 半導体記憶装置
US5289021A (en) * 1990-05-15 1994-02-22 Siarc Basic cell architecture for mask programmable gate array with 3 or more size transistors
US5055716A (en) * 1990-05-15 1991-10-08 Siarc Basic cell for bicmos gate array
JPH0828120B2 (ja) * 1990-05-23 1996-03-21 株式会社東芝 アドレスデコード回路
US5325338A (en) * 1991-09-04 1994-06-28 Advanced Micro Devices, Inc. Dual port memory, such as used in color lookup tables for video systems
US5311395A (en) * 1992-10-29 1994-05-10 Ncr Corporation Surface mount heat sink
US5440154A (en) * 1993-07-01 1995-08-08 Lsi Logic Corporation Non-rectangular MOS device configurations for gate array type integrated circuits
US5874754A (en) * 1993-07-01 1999-02-23 Lsi Logic Corporation Microelectronic cells with bent gates and compressed minimum spacings, and method of patterning interconnections for the gates
US5440153A (en) * 1994-04-01 1995-08-08 United Technologies Corporation Array architecture with enhanced routing for linear asics
US5798541A (en) * 1994-12-02 1998-08-25 Intel Corporation Standard semiconductor cell with contoured cell boundary to increase device density
US5768146A (en) * 1995-03-28 1998-06-16 Intel Corporation Method of cell contouring to increase device density
TW310470B (it) * 1995-05-01 1997-07-11 Micron Technology Inc
JP3432963B2 (ja) * 1995-06-15 2003-08-04 沖電気工業株式会社 半導体集積回路
US6191470B1 (en) 1997-07-08 2001-02-20 Micron Technology, Inc. Semiconductor-on-insulator memory cell with buried word and body lines
US6150687A (en) 1997-07-08 2000-11-21 Micron Technology, Inc. Memory cell having a vertical transistor with buried source/drain and dual gates
US6066869A (en) 1997-10-06 2000-05-23 Micron Technology, Inc. Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor
US6528837B2 (en) * 1997-10-06 2003-03-04 Micron Technology, Inc. Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor
US5907170A (en) * 1997-10-06 1999-05-25 Micron Technology, Inc. Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor
US5914511A (en) * 1997-10-06 1999-06-22 Micron Technology, Inc. Circuit and method for a folded bit line memory using trench plate capacitor cells with body bias contacts
US6025225A (en) 1998-01-22 2000-02-15 Micron Technology, Inc. Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same
US5963469A (en) 1998-02-24 1999-10-05 Micron Technology, Inc. Vertical bipolar read access for low voltage memory cell
US5991225A (en) 1998-02-27 1999-11-23 Micron Technology, Inc. Programmable memory address decode array with vertical transistors
US6124729A (en) 1998-02-27 2000-09-26 Micron Technology, Inc. Field programmable logic arrays with vertical transistors
US6208164B1 (en) 1998-08-04 2001-03-27 Micron Technology, Inc. Programmable logic array with vertical transistors
US6134175A (en) * 1998-08-04 2000-10-17 Micron Technology, Inc. Memory address decode array with vertical transistors
AU2003256901A1 (en) * 2002-08-09 2004-02-25 Leopard Logic, Inc. Via programmable gate array interconnect architecture
JP5552775B2 (ja) 2009-08-28 2014-07-16 ソニー株式会社 半導体集積回路
JP7004038B2 (ja) * 2020-07-28 2022-01-21 ソニーグループ株式会社 半導体集積回路

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3356858A (en) * 1963-06-18 1967-12-05 Fairchild Camera Instr Co Low stand-by power complementary field effect circuitry
US3641405A (en) * 1967-10-13 1972-02-08 Gen Electric Field-effect transistors with superior passivating films and method of making same
US3646665A (en) * 1970-05-22 1972-03-07 Gen Electric Complementary mis-fet devices and method of fabrication
NL173110C (nl) * 1971-03-17 1983-12-01 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een uit ten minste twee deellagen van verschillend materiaal samengestelde maskeringslaag wordt aangebracht.

Also Published As

Publication number Publication date
NL176029C (nl) 1985-02-01
JPS49111589A (it) 1974-10-24
JPS5634093B2 (it) 1981-08-07
GB1460961A (en) 1977-01-06
SE401292B (sv) 1978-04-24
FR2216679B1 (it) 1977-03-04
DE2403019A1 (de) 1974-08-15
NL176029B (nl) 1984-09-03
ATA69274A (de) 1980-04-15
FR2216679A1 (it) 1974-08-30
DE2403019C2 (it) 1989-09-21
JPS5853508B2 (ja) 1983-11-29
CA1001322A (en) 1976-12-07
NL7301433A (it) 1974-08-05
CH568658A5 (it) 1975-10-31
JPS56124256A (en) 1981-09-29
US4965651A (en) 1990-10-23
AU6492174A (en) 1975-07-31
AT359560B (de) 1980-11-25

Similar Documents

Publication Publication Date Title
IT1007147B (it) Circuito integrato
IT1026527B (it) Circuito sanguigno extracorporeo
IT958927B (it) Circuito integrato
AR204224A1 (es) Circuito integrado
IT1021265B (it) Circuito integrato
IT1015570B (it) Circuito amplificatore
IT1012356B (it) Dispositivo a circuito integrato
AR198551A1 (es) Conjunto de circuito pelicular
IT1012351B (it) Circuito integrato semiconduttore
BR7402269D0 (pt) Circuito
IT1008713B (it) Circuito dinamico mosfet
BR7402199D0 (pt) Circuito de percepcao
BR7402420D0 (pt) Circuito detetor
IT1015566B (it) Circuito di memoria
IT1001111B (it) Circuito josephson perfezionato
BR7408995D0 (pt) Arranjo de circuito
IT1003755B (it) Circuito sanguigno extracorporeo
BR7406029D0 (pt) Disposicao de circuito
SE7412165L (sv) Integrerad krets
IT1002423B (it) Circuito comparatore
FI53428C (fi) Foerpackning foer flytande produkter
IT978033B (it) Circuito integrato
BR7406598D0 (pt) Circuito temporizado
BE817663A (fr) Circuits integres
IT1014175B (it) Circuito telefonico interurbano