GB8306208D0 - Circuits - Google Patents
CircuitsInfo
- Publication number
- GB8306208D0 GB8306208D0 GB838306208A GB8306208A GB8306208D0 GB 8306208 D0 GB8306208 D0 GB 8306208D0 GB 838306208 A GB838306208 A GB 838306208A GB 8306208 A GB8306208 A GB 8306208A GB 8306208 D0 GB8306208 D0 GB 8306208D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/74—Selecting or encoding within a word the position of one or more bits having a specified value, e.g. most or least significant one or zero detection, priority encoders
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/5055—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination in which one operand is a constant, i.e. incrementers or decrementers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
- G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/506—Indexing scheme relating to groups G06F7/506 - G06F7/508
- G06F2207/5063—2-input gates, i.e. only using 2-input logical gates, e.g. binary carry look-ahead, e.g. Kogge-Stone or Ladner-Fischer adder
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- Complex Calculations (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US41080782A | 1982-08-23 | 1982-08-23 |
Publications (3)
Publication Number | Publication Date |
---|---|
GB8306208D0 true GB8306208D0 (en) | 1983-04-13 |
GB2127187A GB2127187A (en) | 1984-04-04 |
GB2127187B GB2127187B (en) | 1986-03-05 |
Family
ID=23626312
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB08330888A Expired GB2130771B (en) | 1982-08-23 | 1983-03-07 | Incrementer for operating on n-digit operands |
GB08306208A Expired GB2127187B (en) | 1982-08-23 | 1983-03-07 | Circuits for operating on n-digit operands |
GB08330889A Expired GB2130774B (en) | 1982-08-23 | 1983-11-18 | Circuits for operating on n-digit operands |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB08330888A Expired GB2130771B (en) | 1982-08-23 | 1983-03-07 | Incrementer for operating on n-digit operands |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB08330889A Expired GB2130774B (en) | 1982-08-23 | 1983-11-18 | Circuits for operating on n-digit operands |
Country Status (3)
Country | Link |
---|---|
JP (6) | JPS5957343A (en) |
DE (1) | DE3326388A1 (en) |
GB (3) | GB2130771B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6055438A (en) * | 1983-09-05 | 1985-03-30 | Matsushita Electric Ind Co Ltd | Two-input adder |
JPS6275840A (en) * | 1985-09-30 | 1987-04-07 | Toshiba Corp | Carry selecting adder |
DE58909280D1 (en) * | 1988-07-29 | 1995-07-13 | Siemens Ag | Carry select adders. |
US4956802A (en) * | 1988-12-14 | 1990-09-11 | Sun Microsystems, Inc. | Method and apparatus for a parallel carry generation adder |
US5136539A (en) * | 1988-12-16 | 1992-08-04 | Intel Corporation | Adder with intermediate carry circuit |
JPH0651950A (en) * | 1992-07-30 | 1994-02-25 | Mitsubishi Electric Corp | Adder circuit |
US6527748B1 (en) | 1998-08-17 | 2003-03-04 | Yutaka Suzuki | Method of gastrostomy, and an infection preventive cover, kit or catheter kit, and a gastrostomy catheter kit |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3078337A (en) * | 1958-12-17 | 1963-02-19 | Skiatron Elect & Tele | Metering systems |
US3138703A (en) * | 1959-12-29 | 1964-06-23 | Ibm | Full adder |
DE1231311B (en) * | 1964-11-17 | 1966-12-29 | Siemens Ag | Circuit arrangement for converting information, in particular for time division multiplex telephone exchange systems |
US3316393A (en) * | 1965-03-25 | 1967-04-25 | Honeywell Inc | Conditional sum and/or carry adder |
GB1143886A (en) * | 1966-10-13 | |||
GB1391175A (en) * | 1971-08-04 | 1975-04-16 | Cambridge Consultants Lttd | Electrical circuit means for use in acoustic emission detecting and or recording apparatus |
GB1479939A (en) * | 1973-09-25 | 1977-07-13 | Siemens Ag | Programme-controlled data switching systems |
JPS537349B2 (en) * | 1974-03-27 | 1978-03-16 | ||
JPS5446224U (en) * | 1977-09-07 | 1979-03-30 | ||
EP0052157A1 (en) * | 1980-11-15 | 1982-05-26 | Deutsche ITT Industries GmbH | Binary MOS carry look ahead parallel adder |
-
1983
- 1983-03-07 GB GB08330888A patent/GB2130771B/en not_active Expired
- 1983-03-07 GB GB08306208A patent/GB2127187B/en not_active Expired
- 1983-07-22 DE DE19833326388 patent/DE3326388A1/en active Granted
- 1983-08-23 JP JP15400083A patent/JPS5957343A/en active Granted
- 1983-11-18 GB GB08330889A patent/GB2130774B/en not_active Expired
-
1990
- 1990-11-30 JP JP2341185A patent/JPH03228121A/en active Granted
- 1990-11-30 JP JP2341187A patent/JPH03229320A/en active Granted
- 1990-11-30 JP JP2341186A patent/JPH03228122A/en active Granted
- 1990-11-30 JP JP2341188A patent/JPH03229321A/en active Granted
- 1990-11-30 JP JP2341184A patent/JPH03228120A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
DE3326388A1 (en) | 1984-02-23 |
JPH03229320A (en) | 1991-10-11 |
JPH0450615B2 (en) | 1992-08-14 |
JPH0366693B2 (en) | 1991-10-18 |
JPH0450614B2 (en) | 1992-08-14 |
JPH0467212B2 (en) | 1992-10-27 |
DE3326388C2 (en) | 1993-04-01 |
GB2130774A (en) | 1984-06-06 |
JPH03229321A (en) | 1991-10-11 |
JPH03228121A (en) | 1991-10-09 |
GB2127187B (en) | 1986-03-05 |
GB8330889D0 (en) | 1983-12-29 |
JPH0467211B2 (en) | 1992-10-27 |
GB2130771B (en) | 1986-02-12 |
JPH03228120A (en) | 1991-10-09 |
GB2127187A (en) | 1984-04-04 |
JPH0467213B2 (en) | 1992-10-27 |
JPS5957343A (en) | 1984-04-02 |
GB2130774B (en) | 1986-02-12 |
GB8330888D0 (en) | 1983-12-29 |
JPH03228122A (en) | 1991-10-09 |
GB2130771A (en) | 1984-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2130833B (en) | Interface circuit | |
GB8316270D0 (en) | Circuit arrangement | |
GB8331096D0 (en) | Electrical circuits | |
GB8322131D0 (en) | Circuits | |
GB8309726D0 (en) | Integrated circuit arrangement | |
EP0107028A3 (en) | Circuit arrangement | |
GB8333133D0 (en) | Sample-&-hold circuit | |
GB8328851D0 (en) | Circuit arrangement | |
GB8305972D0 (en) | Circuit | |
GB8304856D0 (en) | Circuit arrangement | |
GB8527345D0 (en) | Circuit | |
GB8328152D0 (en) | Interface circuits | |
GB8328605D0 (en) | Integrated circuit | |
GB8312055D0 (en) | Circuit arrangement | |
GB8300387D0 (en) | Circuit arrangement | |
GB8330888D0 (en) | Circuits | |
KR910006512B1 (en) | Integrated circuit | |
GB8311645D0 (en) | Circuit | |
GB8313517D0 (en) | Circuit | |
GB8317770D0 (en) | Counter circuits | |
GB8324713D0 (en) | Circuits | |
GB8411875D0 (en) | Circuits | |
GB8313988D0 (en) | Circuit arrangement | |
GB8326201D0 (en) | Circuit arrangements | |
GB8312322D0 (en) | Integrated circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19960307 |