[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

FR2406251A1 - Perfectionnements a un systeme de commande de transfert de donnees - Google Patents

Perfectionnements a un systeme de commande de transfert de donnees

Info

Publication number
FR2406251A1
FR2406251A1 FR7822752A FR7822752A FR2406251A1 FR 2406251 A1 FR2406251 A1 FR 2406251A1 FR 7822752 A FR7822752 A FR 7822752A FR 7822752 A FR7822752 A FR 7822752A FR 2406251 A1 FR2406251 A1 FR 2406251A1
Authority
FR
France
Prior art keywords
fifo
data
processing system
input register
buffers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7822752A
Other languages
English (en)
Other versions
FR2406251B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/821,900 external-priority patent/US4204250A/en
Priority claimed from US05/821,931 external-priority patent/US4159532A/en
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of FR2406251A1 publication Critical patent/FR2406251A1/fr
Application granted granted Critical
Publication of FR2406251B1 publication Critical patent/FR2406251B1/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)

Abstract

L'invention concerne un système de commande de transfert de données pour maintenir un débit de transfert de données sans perte dans un système de traitement de données. Le système comprend un ensemble de tampons de données premier entré-premier sorti FIFO, un tampon prédiseur FIFO contenant un registre d'entrée et fonctionnant en parallèle avec ledit ensemble, des moyens pour engendrer une demande de données d'un contrôleur de périphériques à une mémoire principale du système de traitement de données par un bus commun de communication, des moyens pour charger un multiplet indicateur dans le tampon prédiseur FIFO, des moyens pour détecter le contenu du registre d'entrée pendant le chargement de données, mot par mot, de la mémoire principale dans l'ensemble des tampons FIFO, et des moyens pour décharger l'ensemble des tampons FIFO et le tampon prédiseur FIFO quand le registre d'entrée est rempli. Application au transfert de données entre des unités de disques et un bus commun de communication d'un système de traitement de données à chaîne de micro-instructions.
FR7822752A 1977-08-04 1978-08-01 Perfectionnements a un systeme de commande de transfert de donnees Expired FR2406251B1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/821,900 US4204250A (en) 1977-08-04 1977-08-04 Range count and main memory address accounting system
US05/821,931 US4159532A (en) 1977-08-04 1977-08-04 FIFO look-ahead system

Publications (2)

Publication Number Publication Date
FR2406251A1 true FR2406251A1 (fr) 1979-05-11
FR2406251B1 FR2406251B1 (fr) 1986-01-10

Family

ID=27124602

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7822752A Expired FR2406251B1 (fr) 1977-08-04 1978-08-01 Perfectionnements a un systeme de commande de transfert de donnees

Country Status (3)

Country Link
DE (2) DE2831709A1 (fr)
FR (1) FR2406251B1 (fr)
GB (2) GB2061577B (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3241356A1 (de) * 1982-11-09 1984-05-10 Siemens AG, 1000 Berlin und 8000 München Vorrichtung zur mikroprogramm-steuerung eines informationstransfers und verfahren zu ihrem betrieb
JP2004070570A (ja) 2002-08-05 2004-03-04 Seiko Epson Corp データ転送制御システム、電子機器、プログラム及びデータ転送制御方法
GB2500255B (en) 2012-03-16 2020-04-15 Oxsensis Ltd Optical sensor

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3351917A (en) * 1965-02-05 1967-11-07 Burroughs Corp Information storage and retrieval system having a dynamic memory device
GB1264096A (fr) * 1970-06-27 1972-02-16
FR2209979A1 (fr) * 1972-12-11 1974-07-05 Cable & Wireless Ltd
FR2260141A1 (en) * 1974-02-01 1975-08-29 Honeywell Bull Soc Ind Data transfer control for data processor - is used between periodic and non-periodic units employing buffer memory

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3993981A (en) * 1975-06-30 1976-11-23 Honeywell Information Systems, Inc. Apparatus for processing data transfer requests in a data processing system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3351917A (en) * 1965-02-05 1967-11-07 Burroughs Corp Information storage and retrieval system having a dynamic memory device
GB1264096A (fr) * 1970-06-27 1972-02-16
FR2209979A1 (fr) * 1972-12-11 1974-07-05 Cable & Wireless Ltd
FR2260141A1 (en) * 1974-02-01 1975-08-29 Honeywell Bull Soc Ind Data transfer control for data processor - is used between periodic and non-periodic units employing buffer memory

Also Published As

Publication number Publication date
GB2002936A (en) 1979-02-28
GB2061577A (en) 1981-05-13
DE2831709A1 (de) 1979-02-22
DE2831709C2 (fr) 1990-10-04
GB2002936B (en) 1982-04-28
DE2858284C2 (fr) 1987-05-21
DE2858284A1 (fr) 1985-07-04
GB2061577B (en) 1982-10-20
FR2406251B1 (fr) 1986-01-10

Similar Documents

Publication Publication Date Title
FR2398349A1 (fr) Systeme de commande de synchronisation pour l'acces par microprogrammes a un bus de transfert a haut debit
SE429692B (sv) Flerprocessordator med ett gemensamt dataminne
FR2342529A1 (fr) Dispositif d'interface unite centrale-cable entree/sortie pour systeme de traitement d'information
ES467339A1 (es) Disposicion, en un sistema de computadora, para transmitir senales.
FR2399695A1 (fr) Systeme microprogramme/materiel pour tester une logique d'interface d'un systeme de traitement de donnees
EP0128171A1 (fr) Appareil a dispositifs multiples synchronises sur le dispositif le plus long
FR2406251A1 (fr) Perfectionnements a un systeme de commande de transfert de donnees
FR2466808A1 (fr) Systeme pour controler la duree de l'intervalle de temps entre blocs dans un systeme de communication calculateur a calculateur
FR2411468A1 (fr) Memoire tampon d'informations du type " file d'attente " comportant une entree fixe et une sortie variable
FR2355331A1 (fr) Dispositif d'appel d'instructions a cadence rapide et normale dans un systeme de traitement de donnees
FR2419617A1 (fr) Dispositif d'interface de conversion de donnees dans un systeme de traitement de texte
FR2432736A1 (fr) Systeme de transmission par bus a trois etats
FR2371730A1 (fr) Unite de commande d'interface entree/sortie pour un sous-systeme entree/sortie
JPS56135261A (en) Interprocessor information transfer system
JPS56118139A (en) Processor for sampling data
JPS54103649A (en) Data transmission control system between arithmetic control elements
JPS5745639A (en) Data transfer control system
KR960038643A (ko) 듀얼프로세서간 인터페이스 장치
JPS56149629A (en) Information processor
JPS56149626A (en) Channel device
JPS56168254A (en) Advance control system for input/output control unit
JPS575165A (en) Collection system for internal information of input and output controller
SU1277111A1 (ru) Устройство дл распределени заданий процессорам
JPS5299724A (en) Memory diagnosing method
JPS63145538A (ja) デ−タ処理装置

Legal Events

Date Code Title Description
ST Notification of lapse