EP3580786A2 - Verfahren zum texturieren einer oberfläche eines halbleitermaterials sowie vorrichtung zur durchführung des verfahrens - Google Patents
Verfahren zum texturieren einer oberfläche eines halbleitermaterials sowie vorrichtung zur durchführung des verfahrensInfo
- Publication number
- EP3580786A2 EP3580786A2 EP18707621.1A EP18707621A EP3580786A2 EP 3580786 A2 EP3580786 A2 EP 3580786A2 EP 18707621 A EP18707621 A EP 18707621A EP 3580786 A2 EP3580786 A2 EP 3580786A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- basin
- semiconductor material
- basins
- etching solution
- transport direction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000000463 material Substances 0.000 title claims abstract description 83
- 239000004065 semiconductor Substances 0.000 title claims abstract description 77
- 238000000034 method Methods 0.000 title claims abstract description 64
- 238000005530 etching Methods 0.000 claims abstract description 99
- 239000000758 substrate Substances 0.000 claims description 42
- 239000010432 diamond Substances 0.000 claims description 15
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 13
- 229910003460 diamond Inorganic materials 0.000 claims description 13
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims description 9
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 claims description 8
- 229910017604 nitric acid Inorganic materials 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims description 7
- 230000001419 dependent effect Effects 0.000 claims description 6
- 239000007788 liquid Substances 0.000 claims description 6
- 239000004094 surface-active agent Substances 0.000 claims description 3
- 239000003518 caustics Substances 0.000 claims 1
- 239000000243 solution Substances 0.000 description 59
- 229910052710 silicon Inorganic materials 0.000 description 33
- 239000010703 silicon Substances 0.000 description 33
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 32
- 238000004519 manufacturing process Methods 0.000 description 6
- 210000004197 pelvis Anatomy 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 5
- 238000001514 detection method Methods 0.000 description 4
- 238000011161 development Methods 0.000 description 4
- 230000018109 developmental process Effects 0.000 description 4
- 210000003608 fece Anatomy 0.000 description 4
- 239000012530 fluid Substances 0.000 description 4
- 239000011343 solid material Substances 0.000 description 3
- 241000282941 Rangifer tarandus Species 0.000 description 2
- 239000007864 aqueous solution Substances 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000003792 electrolyte Substances 0.000 description 2
- 238000012423 maintenance Methods 0.000 description 2
- 239000011148 porous material Substances 0.000 description 2
- 239000000725 suspension Substances 0.000 description 2
- OPFTUNCRGUEPRZ-UHFFFAOYSA-N (+)-beta-Elemen Natural products CC(=C)C1CCC(C)(C=C)C(C(C)=C)C1 OPFTUNCRGUEPRZ-UHFFFAOYSA-N 0.000 description 1
- OPFTUNCRGUEPRZ-QLFBSQMISA-N (-)-beta-elemene Chemical compound CC(=C)[C@@H]1CC[C@@](C)(C=C)[C@H](C(C)=C)C1 OPFTUNCRGUEPRZ-QLFBSQMISA-N 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- 241000283011 Rangifer Species 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 150000001768 cations Chemical class 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 238000009776 industrial production Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000007800 oxidant agent Substances 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012549 training Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 238000003631 wet chemical etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02366—Special surface textures of the substrate or of a layer on the substrate, e.g. textured ITO/glass substrate or superstrate, textured polymer layer on glass substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0236—Special surface textures
- H01L31/02363—Special surface textures of the semiconductor body itself, e.g. textured active layers
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
- C25F3/00—Electrolytic etching or polishing
- C25F3/02—Etching
- C25F3/12—Etching of semiconducting materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67075—Apparatus for fluid treatment for etching for wet etching
- H01L21/67086—Apparatus for fluid treatment for etching for wet etching with the semiconductor substrates being dipped in baths or vessels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67739—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
- H01L21/6776—Continuous loading and unloading into and out of a processing chamber, e.g. transporting belts within processing chambers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1876—Particular processes or apparatus for batch treatment of the devices
Definitions
- the invention relates to a method for texturing Wenig ⁇ least a portion of a surface of a semiconductor material according to the preamble of claim 1 and an apparatus for performing this method according to the preamble of independent, subject claim.
- the semiconductor materials used in the manufacture of semiconductor devices are generally present as Halbleitersub ⁇ strate, by which two-dimensional body with two large-scale pages are to be understood.
- substrates are referred to as semiconductor wafers, regularly referred to as wafers.
- Such a substrate does not necessarily consist of a solid material, as is the case with a silicon wafer.
- a substrate is basically also understood to mean a carrier substrate with a semiconductor layer arranged thereon. If the semiconductor material is in the form of substrates, these substrates often have a sawn surface. This is in particular ⁇ special in substrates made of solid material, such as the mentioned silicon wafers or silicon wafers, the case, since these are usually cut down by a block of semi ⁇ conductor material. But even if the semiconductor material is in a different shape, often a sawn surface is present.
- wire saws As a wire saw, a wire can be used, which in a release agent suspension, referred to in the English language as a slurry, is moved or occupied by diamonds wire. Comes with diamonds occupied
- Wire for use this is referred to herein as diamond wire saw or diamond wire saws.
- Wire-sawn semiconductor materials have a certain roughness at their cut surfaces. When sawing the semiconductor material is partially pulverized, resulting in losses of Halbleitermate ⁇ rial. These losses are in the above described Trennläpp compiler with the Move ⁇ th in the release suspension wire greater than in diamond wire sawing. For this reason, the use of diamond wire saws is increasingly being sought.
- the object of the present invention is to provide a method by means of which semiconductor materials having a less rough surface are provided
- the invention has for its object to provide a pre ⁇ direction for performing this method. This object is achieved by a device having the features of the independent device claim.
- the inventive method for texturing at least ei ⁇ nes part of a surface of a semiconductor material provides that which is brought at least a portion of the surface with an etching solution in contact. Further, the used Wenig ⁇ least a part of the surface electrically conductively connected to a positive pole of a power source and a positive electrode. A negative electrode arranged in the etching solution is electrically conductively connected to a negative pole of the current source. By electrical current from the positive pole to the nuspol is guided, the at least a portion of the upper ⁇ surface of the semiconductor material is etched electrochemically.
- the etching solution simultaneously serves as an electrolyte, so that the electric current can be passed through the etching solution.
- the electrical current can the Anson ⁇ th z in Textur michur michsvon solutions oxidant contained, often to replace nitric acid, by providing electrical holes on the surface of the semiconductor material. These allow a reaction with the etching solution and thus the texturing of the surface of the semiconductor material.
- an acid etching solution as an etching solution USAGE ⁇ det.
- an aqueous solution containing hydrogen fluoride is particularly preferred.
- Multicrystalline semiconductor material is preferably textured because alkaline etching solutions can not be used with this material.
- the process has proven particularly successful in the texturing of silicon. Therefore, as a semiconductor material advantageously ⁇ as silicon, particularly preferably multicrystalline Silizi ⁇ to be used.
- substantially only a bottom Be ⁇ ten Design of the semiconductor material is textured.
- these lower-side side surface wel ⁇ che following part is substantially only as short bottom loading records, is brought into contact with the etching solution.
- the said lower-side side surface could be a downwardly facing surface of the semiconductor material ⁇ be distinguished.
- a surface of a substrate is textured.
- a substrate preferably a solar cell substrate
- the substrate does not necessarily have to consist of a solid material, but also a carrier substrate with a semiconductor layer arranged thereon on such a substrate, has already been set out above.
- the inventive method has been particularly advantageous in the texturing of substrates.
- a mak ⁇ roporous semiconductor material structure is formed by means of electrochemical etching.
- Whose structural ⁇ structures have a size in the range of 0.2 to 3 pm. With such macroporous structures, textures with very low reflectance values could be realized.
- micro- or mesoporous structures ⁇ can be formed alternatively, where this is appropriate in the particular application.
- an etching solution ver ⁇ containing at least one surfactant For example, a product with the trade name Suract C125 can be used as the surfactant.
- a product with the trade name Suract C125 can be used as the surfactant.
- Tensidsgehalts in the etching solution can be made to a form of in the electrochemical etching out ⁇ formed structures influence.
- the size of formed pores can be influenced.
- the semiconductor material of a Halbleiterma ⁇ terialharm is preferably cut with a wire saw and texturized a sectional surface of the semiconductor material according ⁇ following. It has been shown that such cut surfaces can be reliably and well textured. Particularly preferred as wire saw a diamond wire saw is used. In this Verbin ⁇ -making process according to the invention has proven particularly advantageous, since even with diamond wire saws resultie ⁇ -saving cut surfaces which have reduced roughness ⁇ , can be reliably and well textured. What is to be understood before ⁇ lying under a diamond, set forth in the introduction. In a preferred embodiment, the semiconductor material is ⁇ in a fürlaufanläge by several in one
- Transport direction successively arranged, the etchant ent ⁇ holding basin transported.
- the transport can be carried out such that the semiconductor material is completely immersed in the contained in the basin etching solution, or such that only a part of the surface of the semiconductor material with the arrayed in pools etching solution ge ⁇ is brought into contact.
- the latter makes it possible in particular for a one-sided texturing of the semiconductor material.
- Currency ⁇ rend of transporting the semiconductor material through the plurality of tanks is brought at least a part of the surface of the semiconductor material at times simultaneously with the ⁇ tzlö ⁇ solution of two in the transporting direction successively angeordne- th pool in contact.
- a positive electrode arranged in a first of said two basins in the etching solution is electrically conductively connected to the positive pole of the current source as well as in a second of the named ones two basins the arranged in the etching solution negative electrode electrically connected to the negative terminal of the power source and the electrical current from the arranged in the first Be ⁇ cken, positive electrode via the semiconductor material to the arranged in the second basin, negative electrode.
- the process can be carried out on an industrial scale in a continuous plant.
- the ⁇ described in the second reservoir above proceed electrochemical etching and are electrochemically etched in the second basin.
- the contacting of Wenig ⁇ least a portion of the surface of the semiconductor material it ⁇ thereby follows comfortably over the arranged in the first bowl etching solution with no moving parts. The maintenance of the contacting device is therefore low.
- Another way to switch the inequalities described eben, is to control or guide the electric Stro ⁇ mes such regulate that in each of the ge ⁇ called several pools of a ratio in a respective pool with the etching solution in contact standing surface we ⁇ is constant tendonss of a part of the surface of the semiconductor material to a current flowing in the respective basin, electricity.
- This constancy condition is met here for ever ⁇ stays awhile basin during times in which the stands Wenig ⁇ least a portion of the surface with the included in the respective pools etching solution in contact.
- the half ⁇ conductor material is transported in a fürlaufanläge by the ⁇ tzlö ⁇ solution containing basin, in which the negati ⁇ ve electrode is arranged.
- the at least one part of the surface of the semiconductor material is brought into contact with the ⁇ tzlö ⁇ solution.
- at least as time ⁇ the at least one part of the surface electrically lei ⁇ tend connected to the positive pole of the power source and electrical ⁇ shear flow is led from the positive pole to the negative pole.
- the electrically conductive connection of the at least a portion of the surface of the semiconductor material with the positive can, in principle, realized in any manner known per se ⁇ the, for example by means of sliding contacts or in the
- the elektrochemi ⁇ rule etching run compared with a known wet ⁇ chemical texturing process using an etching solution containing hydrofluoric acid and nitric acid comparatively slowly.
- etching solution containing hydrofluoric acid and nitric acid comparatively slowly.
- Z solution is particularly preferred ⁇ again etched electrochemically ge after etching by means of the beschrie ⁇ surrounded aqueous Textuetz. Also in this electrochemical etching step, etching times of one to two minutes have been proven. As hasrontge ⁇ is, the irradiated light on the at least ei ⁇ NEN part of the surface of the semiconductor material can be further reduced by means of this new electrochemical etching reflections.
- the method of the SEN we ⁇ antecedents a part of the surface of the semiconductor material with ⁇ means of an aqueous solution z Textuetz is etched prior to the electrochemical etching, which serstoff Fluorwas- and contains nitric acid. It has been shown, that may also be associated, in suitable applications, a shortening of the process time with satisfactory TEXTU ⁇ reindeer, in particular diamantdrahtgesägtem semiconductor material, in this way. Electro ⁇ chemically etched in this variant execution for a period of one to two minutes is preferred.
- the device according to the invention has a Transportvorrich ⁇ tion, by means of which objects to be treated are transportable in a transport direction. Furthermore, several successively arranged in the transport direction pelvis provided, each having a treatment liquid contained ⁇ ten, in which one electrode is disposed at least.
- an etching solution can be provided, preferably an acidic etching solution, and particularly preferably a fluorine water ⁇ material containing etching solution.
- An improvement provides that in each case two immediately successively arranged pool of successively arranged in the transport ⁇ direction several pools corresponding to a first pool of two immediately successively arranged pool associated at least one electrode having a first polarity and a second pool of two immediately successively arranged pool supplied ⁇ hearing an electrode opposite at least one of the first polarity comprises second polarity. That two of the plurality of basins are arranged immediately one after another is to be understood as meaning that no other of the plurality of basins is arranged between them.
- construction parts ⁇ such as transport rollers may well be provided between two immediately successively arranged Be ⁇ CKEN.
- a portion of the object to be treated can be used in an electrophotographic ⁇ chemical etching as an electrode.
- konventi ⁇ onelle contacting devices such as
- a be in the direction of transport ⁇ seeks first basin of the plurality of consecutively arranged in the direction of transport pool and viewed in the direction Trans ⁇ port last pool of the plurality of successively arranged in the transport direction pool to extending in the transport direction lengths which differ from extending in the transport direction lengths of the remaining of the plurality in the transport direction successively to ⁇ ordered basin.
- these lengths of the first and last pelvis are extended.
- various types of loading ⁇ rich of the object to be treated are different electrochemically etched long, be a little extra work out ⁇ equalized.
- all basins of the several in the transport direction successively arranged basin particularly preferably have a uniform length. The production cost can be reduced in this way.
- all basins of the plurality of successively arranged in the transport direction pelvis apart from the first basin and the last basin, all basins of the plurality of successively arranged in the transport direction pelvis a uniform, extending in the transport direction length and a uniform, extending in the trans ⁇ port direction clear opening length P. on.
- Two un ⁇ indirectly successively arranged pool of said plurality of tanks are in each case by a length T of one another beab ⁇ standet.
- FIG. 1 A first embodiment of the invention
- FIG. 2 Schematic representation of a second embodiment ⁇ example of the device according to the invention as well as the method according to the invention
- Figure 3 shows a third embodiment of the invention
- FIG. 1 Schematic representation of a sixth,sbei ⁇ game of the inventive method
- Figure 1 illustrates a schematic representation of a first embodiment of the method according to the invention and a first embodiment of the inventive device for performing this method.
- the Darge ⁇ presented für fürmaschine 1 has a transport device, which as an essential part transport rollers 59 ⁇ has, on which the objects, in the present embodiment ⁇ example, silicon solar cell substrates 2, in a transport ⁇ direction 57 through the fürlaufanläge 1 are transportable. Other, known per se components of the transport device are not shown for the sake of clarity. Successively in the transport direction 57, several basins 42a to 42f are provided.
- each containing a treatment liquid wherein it is in the present embodiment containing a hydrogen fluoride etching solution 6 in which again electrodes 14, 18 are attached ⁇ arranged.
- two adjacent tanks 42a to 42f have electrodes 14, 16 of different polarity.
- a posi tive electrode 18 follows ⁇ 42b in the basin to the negative electrode 14 in basin 42a.
- the negative electrodes 14 are connected by means of leads 12 to a negative pole with a negative terminal 10 of a current source 8. Accordingly, the positive electrodes are connected via leads 11 to the positive pole with a positive pole 9 of the power source 8.
- each electrode 14, 18 may be provided, or more ⁇ re electrodes 14, 18 of the same polarity are powered by a common supply line.
- the power supply is controlled means of a medium-connected to the current source 8 Steuerungsvor ⁇ direction 20, wherein the control apparatus 20 may be embodied as a control device.
- the fürlaufanläge 1 is designed for a one-sided treatment, more precisely for a one-sided texturing, the Siliziumsolarzel ⁇ lensubstrate 2.
- Lower-side side surfaces 4 of the Si ⁇ liziumsolarzellensubstrate 2, or shortly its underside is brought into contact with the contained in the tanks 42a to 42f etching solution. 6
- etching solution is continuously pumped from a catch basin 40 by means of a fluid pump 55 via pipes 56 into the tanks 42a to 42f.
- the left portions of the lower side faces in the tanks 42a, 42c, 42e serve as positive electrodes 16. Electric current is thus conducted from the plus pole 9 of the power source 8 via the silicon solar cell substrate 2 to the negative pole 10 of the power source 8 and the lower side face 4 is electrochemically etched in the positive electrode portions 16.
- a macroporous semiconductor structure is formed.
- microporous or mesoporous structures can also be formed. These structures represent a texture so ⁇ that the lower-side side surface 4 of the silicon solar cell substrates ⁇ is textured.
- the right-hand part of the silicon solar cell substrate which could also be referred to as a head, is not electrochemically etched in the basin 42a.
- An analogous inequality in the etching, ver ⁇ different sections of the lower side surface 4 results in the last basin 42 f.
- the first basin 42a and the last basin 42f are extended with respect to the remaining pools 42b to 42e, which have a uniform length and a uniform clear opening length P 22, extended by a differential length L 26. This is calculated from a length of 0 28 to be treated, to be textured specifically, Siliziumsolarzel ⁇ lensubstrate 2, a distance T of 24 equally spaced basin 42a-f of said clear opening ⁇ length P 22 according to
- C is a suitable in the manner described above ge ⁇ selected parameters. In the embodiment of Figure 1, the value 0 was selected for him.
- the distance T between two adjacent tanks 42a to 42f causes the underside side surface 4 of the silicon solar cell substrate 2 not to be in contact with etching solution 6 in the area between two tanks 42a to 42f. In this way, a short circuit between adjacent tanks 42a to 42f can be avoided.
- an optional air knife 61 is provided in the exemplary embodiment of FIG. 1 after each of the tanks 42a to 42f, by means of which remaining etching solution can be blown off.
- FIG. 2 illustrates a further embodiment of he ⁇ inventive method as well as the invention Before ⁇ direction.
- the fürlaufanläge 30 shown differs from the fürlaufanläge 1 of Figure 1, characterized in that Be ⁇ cken 62a to 62f uniform length are provided.
- position detection devices 32a, provided 32f wel ⁇ che are connected by means of the control device 20th
- An illustration of these compounds has been omitted for the sake of better clarity in FIG.
- the ge ⁇ called position detection devices 32a, 32f ⁇ Posi tions of silicon solar cell substrates 2 are detected, and switched in dependence of their position by means of the current controller 20, the flow of electric current in the basin 62a and 62f. In this way can be compensated as described above Un ⁇ equality in the electrochemical etching or texturing, from left, middle and right portions of the silicon solar cell substrates in the basins 62a and 62f.
- Figure 3 illustrates in a schematic representation of another embodiment of the method according to the invention.
- only one basin 72 is provided here.
- This is in turn fed by means of a fluid pump from the catch basin 74, so that here too the overflowing etching solution 51 is present.
- Figure 3 shows a plausiblennenanläge, in which the Sili ⁇ ziumsolarzellensubstrate 2 and thus also their underside side surfaces 4 are connected by means of the leads 11 to the positive pole with the positive pole 9 of the power source.
- a contact device is required for each silicon solar cell substrate 2.
- the contact device is not shown in detail in Figure 3.
- the silicon solar cell substrates 2 running contact arms or sliding contacts are provided.
- the current source 8 when the current source 8 is switched on, electric current is always conducted from the positive pole 9 to the negative pole, provided that at least one silicon solar cell substrate is located at least in part above the basin 72.
- FIG. 4 Another embodiment of the procedural ⁇ proceedings of the present invention illustrates the schematic diagram of Figure 4.
- ⁇ sem embodiment are first Siliziumsolarzellen- substrates by means of a diamond of a silicon ⁇ body, such as a silicon block, cut 80.
- a sectional area of the silicon solar cells ⁇ substrates is electrochemically 82.
- Textured This can ⁇ example, by means of a method described in the embodiments of the ren Figu- 1 to 3 take place.
- schematically Darge ⁇ presented continuous flow systems 1, 30, 70 find use.
- He invention ⁇ method according to the invention as well as before ⁇ direction have erwie ⁇ sen during texturing of means of diamond wire saws cut semiconductor materials, in particular Si ⁇ liziumsolarzellensubstraten, be particularly advantageous.
- etching rates in the electrochemical etching according to the invention are comparatively low.
- a texture etching 86 follows with an aqueous texture etching solution containing hydrogen fluoride and nitric acid.
- the embodiment of Figure 5 provides an optional step of re-electrochemical etching 88 for a period of one to two minutes. Analogously to the initial electrochemical etching, this method step can also be carried out with the method and device examples explained with reference to FIGS. 1 to 3.
- FIG. 6 illustrates, on the basis of a schematic representation, a further exemplary embodiment of the method according to the invention. This differs from that of Figure 5 primarily in that initially with the aqueous Texturisers texture ⁇ is etched 90 before one to two minutes is etched electrochemically 92. Again, this electro-chemical etching for example with the explained with reference to Figures 1 to 3 Procedures and devices are performed.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Weting (AREA)
- Photovoltaic Devices (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102017102632 | 2017-02-09 | ||
PCT/DE2018/100110 WO2018145699A2 (de) | 2017-02-09 | 2018-02-08 | Verfahren zum texturieren einer oberfläche eines halbleitermaterials sowie vorrichtung zur durchführung des verfahrens |
Publications (1)
Publication Number | Publication Date |
---|---|
EP3580786A2 true EP3580786A2 (de) | 2019-12-18 |
Family
ID=61386660
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP18707621.1A Withdrawn EP3580786A2 (de) | 2017-02-09 | 2018-02-08 | Verfahren zum texturieren einer oberfläche eines halbleitermaterials sowie vorrichtung zur durchführung des verfahrens |
Country Status (7)
Country | Link |
---|---|
US (1) | US20200044100A1 (de) |
EP (1) | EP3580786A2 (de) |
JP (1) | JP2020508563A (de) |
KR (1) | KR20190116266A (de) |
CN (1) | CN110383494A (de) |
TW (1) | TW201841381A (de) |
WO (1) | WO2018145699A2 (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102020103531A1 (de) * | 2020-02-11 | 2021-08-12 | RENA Technologies GmbH | Elektrode, deren Verwendung, Akkumulator sowie Verfahren zur Herstellung einer Elektrode |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101437860B1 (ko) * | 2008-03-23 | 2014-09-12 | 주식회사 뉴파워 프라즈마 | 다공성 반사 방지막을 갖는 광기전력소자 및 제조 방법 |
CN102017176A (zh) * | 2008-03-25 | 2011-04-13 | 应用材料股份有限公司 | 结晶太阳能电池的表面清洁与纹理化工艺 |
WO2012159710A2 (en) * | 2011-05-21 | 2012-11-29 | Meyer Burger Technology Ag | Methods for the surface treatment of metal, metalloid and semiconductor solids |
JP6160959B2 (ja) * | 2011-06-03 | 2017-07-12 | パナソニックIpマネジメント株式会社 | 太陽電池の製造方法 |
DE102013221522A1 (de) * | 2013-10-01 | 2015-04-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Vorrichtung und Verfahren zur kontinuierlichen Herstellung poröser Siliciumschichten |
DE102013219839B4 (de) * | 2013-10-01 | 2018-08-30 | RENA Technologies GmbH | Vorrichtung zur Porosifizierung eines Siliziumsubstrates |
DE102013219886A1 (de) * | 2013-10-01 | 2015-04-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Vorrichtung und Verfahren zur kontinuierlichen Herstellung poröser Siliciumschichten |
DE102015121636A1 (de) * | 2015-12-11 | 2017-06-14 | Nexwafe Gmbh | Vorrichtung und Verfahren zum einseitigen Ätzen einer Halbleiterschicht |
DE102017110297A1 (de) * | 2016-12-30 | 2018-07-05 | RENA Technologies GmbH | Verfahren und Vorrichtung zur Behandlung einer Objektoberfläche mittels einer Behandlungslösung |
-
2018
- 2018-02-08 KR KR1020197020864A patent/KR20190116266A/ko unknown
- 2018-02-08 WO PCT/DE2018/100110 patent/WO2018145699A2/de unknown
- 2018-02-08 EP EP18707621.1A patent/EP3580786A2/de not_active Withdrawn
- 2018-02-08 CN CN201880011323.7A patent/CN110383494A/zh active Pending
- 2018-02-08 JP JP2019542181A patent/JP2020508563A/ja active Pending
- 2018-02-08 US US16/484,849 patent/US20200044100A1/en not_active Abandoned
- 2018-02-09 TW TW107104680A patent/TW201841381A/zh unknown
Also Published As
Publication number | Publication date |
---|---|
WO2018145699A3 (de) | 2018-10-25 |
US20200044100A1 (en) | 2020-02-06 |
CN110383494A (zh) | 2019-10-25 |
WO2018145699A2 (de) | 2018-08-16 |
TW201841381A (zh) | 2018-11-16 |
KR20190116266A (ko) | 2019-10-14 |
JP2020508563A (ja) | 2020-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60025773T2 (de) | Verfahren zur Herstellung einer Kupferschicht auf einer Halbleiterscheibe | |
DE112006000175B4 (de) | Graben Schottky-Sperrschichtdiode mit unterschiedlicher Oxiddicke und Verfahren zu ihrer Herstellung | |
DE10313127B4 (de) | Verfahren zur Behandlung von Substratoberflächen | |
DE2527969C2 (de) | Verfahren zur Herstellung oxid- isolierter Feldeffekt-Transistoren | |
DE102006030266A1 (de) | Verringern der Kontamination von Halbleitersubstraten während der Metallisierungsbearbeitung durch Bereitstellen einer Schutzschicht am Substratrand | |
DE3241184C2 (de) | Leistungs-MOS-FET | |
DE102007031958A1 (de) | Kontakt-Struktur für ein Halbleiter-Bauelement sowie Verfahren zur Herstellung desselben | |
DE112013001641T5 (de) | Solarzelle und Verfahren zum Herstellen einer Solarzelle | |
DE19914905A1 (de) | Elektrochemische Ätzanlage und Verfahren zur Ätzung eines Ätzkörpers | |
DE102014119340B4 (de) | Verfahren zum Fertigen von FinFETs mit verschiedenen Schwellenspannungen | |
EP3580786A2 (de) | Verfahren zum texturieren einer oberfläche eines halbleitermaterials sowie vorrichtung zur durchführung des verfahrens | |
DE102017108290B4 (de) | Plasmavorrichtung | |
DE3145101C2 (de) | Verfahren zur Herstellung eines Halbleiterspeichers | |
DE3516760A1 (de) | Verfahren und vorrichtung zum aetzen von kupfer auf einer leiterplatte | |
DE3736009C2 (de) | Sperrschicht-FET | |
EP3224859B1 (de) | Verfahren und vorrichtung zur unterseitigen behandlung eines substrats | |
WO2017203007A1 (de) | Verfahren zum reinigen einer kunststoffoberfläche | |
DE19936569B4 (de) | Herstellung von porösem Silicium | |
DE102015108513A1 (de) | Reduzierte Titan Hinterschneidung im Ätzprozess | |
DE102017120886B4 (de) | Integrierter Chip umfassend Gatestrukturen mit Seitenwandspacer und Herstellungsverfahren | |
DE102011000861A1 (de) | Verfahren zum Behandeln eines Objekts, insbesondere eines Solarzellensubstrats, und Vorrichtung zur Durchführung des Verfahrens | |
DE102008061521B4 (de) | Verfahren zur Behandlung einer Halbleiterscheibe | |
EP0996147A1 (de) | Verfahren zum Herstellen eines Halbleiterchips durch anodischer Oxidation | |
DE69211771T2 (de) | Verfahren zur Behandlung der gravierten Oberfläche eines Halbleiters oder Halbisolierers, durch ein solches Verfahren hergestellte integrierte Schaltkreise, sowie Apparat zur anodischen Oxidation zur Durchführung eines solchen Verfahrens | |
DE2018027A1 (de) | Verfahren zum Einbringen extrem feiner öffnungen |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: UNKNOWN |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20190904 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20200603 |