EP2732679B1 - Electronic ballast for a lamp - Google Patents
Electronic ballast for a lamp Download PDFInfo
- Publication number
- EP2732679B1 EP2732679B1 EP12743411.6A EP12743411A EP2732679B1 EP 2732679 B1 EP2732679 B1 EP 2732679B1 EP 12743411 A EP12743411 A EP 12743411A EP 2732679 B1 EP2732679 B1 EP 2732679B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- frequency
- control means
- lamp
- voltage
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Not-in-force
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
- H05B41/14—Circuit arrangements
- H05B41/26—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
- H05B41/28—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
- H05B41/288—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters with semiconductor devices and specially adapted for lamps without preheating electrodes, e.g. for high-intensity discharge lamps, high-pressure mercury or sodium lamps or low-pressure sodium lamps
- H05B41/292—Arrangements for protecting lamps or circuits against abnormal operating conditions
- H05B41/2921—Arrangements for protecting lamps or circuits against abnormal operating conditions for protecting the circuit against abnormal operating conditions
- H05B41/2925—Arrangements for protecting lamps or circuits against abnormal operating conditions for protecting the circuit against abnormal operating conditions against abnormal lamp operating conditions
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
- H05B41/14—Circuit arrangements
- H05B41/36—Controlling
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
- H05B41/14—Circuit arrangements
- H05B41/36—Controlling
- H05B41/38—Controlling the intensity of light
- H05B41/382—Controlling the intensity of light during the transitional start-up phase
Definitions
- the present invention relates to an electronic ballast for a lamp, such as a gas discharge lamp, preferably for a fluorescent lamp, and to a corresponding method.
- the use of electronic ballasts for operating gas discharge lamps is preferred over the use of conventional ballasts due to lesser losses and an improved lamp efficiency, leading to significant energy savings.
- the input of a typical electronic ballast is formed by means of a high frequency filter connected to the voltage supply mains, which high frequency filter is connected with a rectifier circuit.
- the rectified supply voltage from the rectifier circuit is fed to a smoothing circuit for the generation of an intermediate circuit voltage, and finally an inverter fed with the intermediate circuit voltage generates a high frequency a.c. voltage, which is applied to the load circuit with the gas discharge lamp connected thereto.
- the operation with high frequency a.c. voltage has as a consequence a reduction of electrode losses and an increase of the light yield. Further, there arises the possibility of igniting the lamp in a controlled and power conserving manner.
- the gas discharge lamp For igniting the gas discharge lamp normally its electrodes are initially pre-heated with an increased frequency of the inverter. At the end of this pre-eating period the frequency generated by the inverter is then reduced, so that it approaches the resonance frequency of the load circuit, which is primarily determined by a series resonance circuit arranged in the load circuit, and as a consequence thereof the voltage applied to the lamp increases. At a certain time point during the reduction of the frequency there is finally effected the ignition of the gas discharge lamp. The lamp then enters a run mode.
- an electronic ballast for a lamp such as a gas discharge lamp, preferably for a fluorescent lamp, having an inverter, connected with a d.c. voltage source, and a load circuit, which has the lamp and a series resonance circuit, connected to the inverter, wherein the inverter is formed by means of two switches arranged in a half-bridge arrangement, which switches are so alternatingly controllable by a control means during an ignition phase of the lamp that their switch-on time is increased to reduce a control frequency, wherein the control means is operable in the ignition phase to monitor the control frequency and when the control frequency reaches a predetermined minimum value, (Fendstop_ign) the control means automatically ends the ignition phase and starts the run phase of operation, characterised in that the control means (1) monitors an output parameter, preferably a current or voltage, during the ignition phase and wherein the control means is operable to stop further increase to switch-on time (Ton) in case the output parameter reaches a threshold (V
- the control means for monitoring the current, may detect a voltage drop across a resistance arranged at the foot at the half-bridge (between the lower switch and ground).
- the control means compares the voltage drop across the resistance arranged at the foot at the half-bridge with a reference voltage (Vref Detection) and detects that ignition has occurred if the voltage drop across the resistance arranged at the foot at the half-bridge is below the reference value (Vref Detection).
- the control means detects a critical condition when the current or voltage exceeds a threshold value (V ref Regulation ) and opens a closed one of the switches in response thereto.
- the control means adjusts the frequency or the switch-on-time during the ignition phase.
- control means detects a critical condition when the current or voltage exceeds a threshold value (V ref Regulation ) and stops adjusting the frequency or the switch-on-time in response thereto.
- V ref Regulation a threshold value
- the control means monitors the frequency or the switch-on-time of the half bridge and determines whether ignition has occurred in dependence upon the frequency after a predetermined time period.
- the present invention also provides an electronic driver for a lightsource comprising an electronic ballast according to this invention.
- the present invention also provides an electronic ballast for a lamp, such as a gas discharge lamp, preferably for a fluorescent lamp, having an inverter. connected with a d.c. voltage source, and a load circuit, which has the lamp and a series resonance circuit, connected to the inverter, wherein the inverter is formed by means of two switches arranged in a half-bridge arrangement, which switches are so alternatingly controllable by a control means during an ignition phase of the lamp that their switch-on time is increased to reduce a control frequency, characterised in that the control means is operable in the ignition phase to monitor the control frequency and when the control frequency reaches a predetermined minimum value the control means automatically ends the ignition phase and starts the run phase of operation.
- a corresponding method is also provided.
- a control circuit for operation of the half bridge, detects, for monitoring the load circuit current, preferably the voltage dropping over a resistance arranged at the foot of the half-bridge of the inverter, and compares this with reference voltages. The monitoring of the current is then effected during the switch-on phase of the lower switch of the half-bridge. Beyond this, after the switching off of one of the two switches and the following switching on of the other switch there is provided a predetermined delay time, in order to exclude a short-circuiting of the inverter.
- the switches are preferably MOS field effect transistors, the gates of which are controlled by the control circuit by means of pulse-width modulated signals.
- the embodiments provide an arrangement for detecting when ignition of a lamp occurs and which prevents damage to the ballast when the lamp is faulty or absent.
- the inverter is formed by means of a half-bridge of two electronic switches Q1 and Q2 connected in series. These switches Q1 and Q2 may be formed for example by means of two MOS field effect transistors. The switches have respective body diodes D1 and D2 associated therewith.
- the foot of the half-bridge is connected to ground via a shunt resistance R1, whilst at the input of the half-bridge the d.c. voltage Vbus is applied, which can for example be generated by shaping the mains voltage by means of a combination of radio frequency suppressor and rectifier. Alternatively to this there can. however, also be applied to the half-bridge any other d.c. voltage source.
- the load circuit containing the gas discharge lamp LA which is preferably a fluorescent lamp.
- This load circuit is comprised first of a series resonance circuit, which is made up of a choke L1 and a resonance capacitance C1.
- a series circuit of a coupling capacitance C2 and the gas discharge lamp LA such that it lies parallel to the resonance capacitance C1.
- control of the two switches Q1, Q2 of the inverter is effected by means of a control circuit 1. which passes control signals to the gates of the two field effect transistors Q1 and Q2.
- a switching period begins with a switching on or closing of the upper switch Q1 of the half-bridge for a certain switching-on time ton. At the end of this switch-on time ton the switch Q1 is again opened, and alternatingly the switch Q2 closed. Between the opening of the switch Q1 and the following closing of the switch Q2 a predetermined dead time td is waited out, in order in any event to avoid a simultaneously closing of the two switches Q1, Q2 and therewith a short-circuiting of the inverter. Also the second switch Q2 is closed for the switch-on time ton and thereafter again opened. After a further waiting out of the dead time td the upper switch Q1 is again closed, with which a complete switching period is ended.
- Tp 2. ton + td
- the electrodes of the lamp LA are pre-heated, which is effected in that there is applied to the load circuit an a.c. voltage having a frequency which lies significantly above the resonance frequency of the load circuit. The voltage yielded thereby is then too low to be able to bring about an ignition of the lamp LA.
- ignition phase which is effected in that the switch on time ton for the two switches Q1, Q2 of the inverter is stepwise increased and correspondingly the operating frequency of the inverter is reduced.
- the frequency then approaches ever closer the resonance frequency of the load circuit, until the voltage yielded thereby is so great that it brings about an ignition of the gas discharge lamp LA.
- the fluorescent lamp LA After igniting the fluorescent lamp LA electrically behaves essentially as an ohmic resistance, so that the lamp voltage after ignition falls, which is maintained in the run mode by a normal operating frequency of the switches Q1 and Q2 (run mode).
- the control circuit 1 detects the voltage V d drop across the shunt resistance R1.
- the control circuit 1 detects if the voltage exceeds a first lower threshold V ref Detection.
- the control circuit 1 also detects if the voltage exceeds a second higher threshold V ref Regulation .
- the comparators 2 and 2A are implemented within the control circuit 1 (rather than separately, as shown), the control circuit being an ASIC.
- the ignition phase lasts a maximum time period Time_out.
- V d exceeds both the first lower threshold V ref Detection and the second higher threshold V ref Regulation , at the end of the ignition phase (time period Time_out), then it is determined that the lamp LA is broken or absent, and the system is shut down immediately to prevent damage (whichever of the switches Q1 and Q2 that is closed is opened).
- V d is below the first lower threshold V ref Detection at the end of the ignition phase (time period shorter than Time_out) then the circuit enters the run mode and applies a normal operating frequency to the switches Q1 and Q2.
- the lower threshold V ref Detection is used for the ignition detection but without direct impact on the half bridge operation.
- the control circuit 1 checks whether the lower threshold V ref Detection is exceeded. If the lower threshold V ref Detection is exceeded, this is a signal that lamp has not struck (as there is still a high current in the resonant circuit). This can mean that the upper threshold V ref Regulation is not exceeded and thus the halfbridge will not be damaged, but as the lower threshold V ref Detection is exceeded there is a clear indication that the resonant circuit is not damped, which only occurs when the lamp has not struck (as the arc resistance of the struck lamp dampens the resonant circuit).
- a third embodiment is summarised in the flow chart of figure 3 .
- step a the pre-heat phase is performed.
- step b the ignition phase is entered.
- step c the control circuit 1 sets an ignition phase timer to zero.
- step d it is determined by the control circuit 1 if the higher threshold V ref Regulation ) is exceeded.
- step e the half bridge is shut down.
- step g the run mode is entered.
- the control circuit operates the half bridge at a run frequency Frun of 58kHz.
- step h the ignition phase counter is incremented.
- step i the control circuit 1 determines if the ignition phase counter has reached a value corresponding to the ignition phase having lasted the time period Time_out.
- step i the control circuit 1 determines that the ignition phase counter has reached a value corresponding to the ignition phase having lasted the time period Time_out, then at step e the half bridge is shut down.
- step i the control circuit 1 determines that the ignition phase counter has not reached a value corresponding to the ignition phase having lasted the time period Time_out, the procedure returns to step d and the thresholds continue to be monitored.
- the operating frequency of the inverter is stepwise reduced.
- the frequency then approaches the resonance frequency of the load circuit.
- the resistance of the circuit is reducing as well and the current in the output circuit increasing and the voltage across the lamp increasing.
- the control circuit 1 usually provides means to protect the half bridge from destruction. Such destruction could happen due to high current through the switches Q1 and Q2 or to high voltage across some of the parts in the circuit. To realise such protection, the control circuit 1 has means to monitor one or more output parameters to prevent the circuit from overload.
- the output parameters which can be monitored by the control circuit 1 can be a current or a voltage at the output circuit, for instance the half bridge.
- the control circuit 1 detects the voltage V d drop across the shunt resistance R1, as in the first embodiment.
- the control circuit 1 detects if the voltage V d exceeds the threshold V ref Regulation .
- the comparator 2 is implemented within the control circuit 1 (rather than separately, as shown), the control circuit being an ASIC. In the second embodiment, the second comparator 2A is not required.
- the control circuit 1 reduces the frequency during the ignition phase, the monitored parameter (in this example, the current in the half bridge given by the voltage V d ) increases.
- the control circuit 1 reduces the frequency until one of the following events occurs:
- the control circuit 1 If the Voltage V d reaches the threshold V ref Regulation (as detected by the comparator 2) the control circuit 1 has reached its maximum switch-on time, Ton, (minimum frequency of the half bridge) to prevent the circuit from overload. That means that the control circuit 1 cannot go further to increase switch-on time, Ton, (which would result in a decrease of the operating frequency of the half bridge). So the control circuit 1 stays at this operation point also called regulation level as shown in Fig. 4 . In this example, the regulation level leads to a half bridge frequency of 60kHz.
- the control circuit 1 After a given time period (e.g. Time_out) the control circuit 1 evaluates a half bridge parameter, preferably the frequency or the switch-on time, Ton. According to this second embodiment, the circuit 1 can determine whether the lamp has ignited successfully or not in dependence upon the frequency or the switch-on time, Ton.
- a half bridge parameter preferably the frequency or the switch-on time, Ton.
- F endstop_ign is 50kHz in this example.
- control circuit operates the half bridge at a run frequency Frun of 58kHz.
- This second embodiment is based on a principle with no active ignition detection criteria. Thus in such case there is no need for a dedicated comparator for the ignition detection by monitoring of a voltage level (that is, the second comparator 2A of the first embodiment can be omitted).
- the preheat state A is entered for a predetermined preheat period.
- the ignition state B is entered.
- the control circuit may also monitor another output parameter, e.g. the voltage of the resonant choke L1.
- the predetermined minimum frequency F endstop_ign is not close to the regulation level.
- Additional shutdown may be in place as well.
- a shutdown may also occur in case where the predetermined minimum frequency F endstop_ign has not been reached after a given time. Another example would be if there is a very high current in the half bridge detected (e.g. twice V ref Regulation )
- the lamp With a working lamp the lamp will strike at some point as the frequency is being swept down, jumping to a damped curve.
- the control means 1 then continues to sweep the frequency down until the predetermined minimum frequency F endstop_ign is reached.
- the control circuit 1 then exits the ignition state B after F endstop_ign is conformed and goes to 'Lamp Operation' state C. This is based on the idea that if the control circuit 1 can reach the frequency F endstop_ign then the lamp must be struck.
- the predetermined minimum frequency F endstop_ign should be set a few kHz less than the real resonant frequency.
- the frequency to which we sweep in ignition should be predetermined minimum frequency F endstop_ign . It is advantageously to set this beyond resonance, e.g. 5kHz, so that the only time it is reached is if the lamp is struck.
- the regulation level is greater than the resonant frequenct of the load circuit.
- the frequency values given in the embodiments are given by way of example only. The values appropriate for a particular application will be determined according to the circumstances. However, the regulation level frequency should be greater than the resonant frequency, and the predetermined minimum frequency F endstop_ign should be less than the resonant frequency of the load circuit.
Landscapes
- Circuit Arrangements For Discharge Lamps (AREA)
Description
- The present invention relates to an electronic ballast for a lamp, such as a gas discharge lamp, preferably for a fluorescent lamp, and to a corresponding method.
- The use of electronic ballasts for operating gas discharge lamps is preferred over the use of conventional ballasts due to lesser losses and an improved lamp efficiency, leading to significant energy savings. The input of a typical electronic ballast is formed by means of a high frequency filter connected to the voltage supply mains, which high frequency filter is connected with a rectifier circuit. The rectified supply voltage from the rectifier circuit is fed to a smoothing circuit for the generation of an intermediate circuit voltage, and finally an inverter fed with the intermediate circuit voltage generates a high frequency a.c. voltage, which is applied to the load circuit with the gas discharge lamp connected thereto. The operation with high frequency a.c. voltage has as a consequence a reduction of electrode losses and an increase of the light yield. Further, there arises the possibility of igniting the lamp in a controlled and power conserving manner.
- For igniting the gas discharge lamp normally its electrodes are initially pre-heated with an increased frequency of the inverter. At the end of this pre-eating period the frequency generated by the inverter is then reduced, so that it approaches the resonance frequency of the load circuit, which is primarily determined by a series resonance circuit arranged in the load circuit, and as a consequence thereof the voltage applied to the lamp increases. At a certain time point during the reduction of the frequency there is finally effected the ignition of the gas discharge lamp. The lamp then enters a run mode.
- In the
patent document US-A1-2008/290 809 it is described a control circuit of a driving circuit of a discharge lamp ([0002]). One embodiment specifies a control circuit which drives a half bridge and determines the switching frequency. The control circuit is able to regulate the switching frequency when the voltage across the lamp exceeds a threshold value {[0012]). In passage [0021] it is mentioned, that the switching frequency is determined by the value of the current I_run which changes on the base of the operative conditions (preheating phase, ignition phase and run phase). Further the it is described in passage [0021] that the switching frequency and the current Irun decreases exponentially to a minimum value during the ignition phase. When the minimum value is reached, the end of the ignition phase is indicated. - According to a first aspect of the present invention, there is provided an electronic ballast for a lamp, such as a gas discharge lamp, preferably for a fluorescent lamp, having an inverter, connected with a d.c. voltage source, and a load circuit, which has the lamp and a series resonance circuit, connected to the inverter, wherein the inverter is formed by means of two switches arranged in a half-bridge arrangement, which switches are so alternatingly controllable by a control means during an ignition phase of the lamp that their switch-on time is increased to reduce a control frequency, wherein the control means is operable in the ignition phase to monitor the control frequency and when the control frequency reaches a predetermined minimum value, (Fendstop_ign) the control means automatically ends the ignition phase and starts the run phase of operation, characterised in that the control means (1) monitors an output parameter, preferably a current or voltage, during the ignition phase and wherein the control means is operable to stop further increase to switch-on time (Ton) in case the output parameter reaches a threshold (Vref Regulation), wherein the control means is operable to detect a critical condition when the current or voltage exceeds a threshold value (Vrer Regulation) and to open a closed one of the switches (Q1, Q2) in response thereto. The control means may monitor a current or voltage.
- The control means, for monitoring the current, may detect a voltage drop across a resistance arranged at the foot at the half-bridge (between the lower switch and ground).
- In the first embodiment, the control means compares the voltage drop across the resistance arranged at the foot at the half-bridge with a reference voltage (Vref Detection) and detects that ignition has occurred if the voltage drop across the resistance arranged at the foot at the half-bridge is below the reference value (Vref Detection). The control means detects a critical condition when the current or voltage exceeds a threshold value (Vref Regulation) and opens a closed one of the switches in response thereto.
- The control means adjusts the frequency or the switch-on-time during the ignition phase.
- In the second embodiment, the control means detects a critical condition when the current or voltage exceeds a threshold value (Vref Regulation) and stops adjusting the frequency or the switch-on-time in response thereto. The control means monitors the frequency or the switch-on-time of the half bridge and determines whether ignition has occurred in dependence upon the frequency after a predetermined time period.
- According to a second aspect of the present invention, there is provided a corresponding method, as defined in the claims.
- The present invention also provides an electronic driver for a lightsource comprising an electronic ballast according to this invention.
- The present invention also provides an electronic ballast for a lamp, such as a gas discharge lamp, preferably for a fluorescent lamp, having an inverter. connected with a d.c. voltage source, and a load circuit, which has the lamp and a series resonance circuit, connected to the inverter, wherein the inverter is formed by means of two switches arranged in a half-bridge arrangement, which switches are so alternatingly controllable by a control means during an ignition phase of the lamp that their switch-on time is increased to reduce a control frequency, characterised in that the control means is operable in the ignition phase to monitor the control frequency and when the control frequency reaches a predetermined minimum value the control means automatically ends the ignition phase and starts the run phase of operation. A corresponding method is also provided.
- In the embodiments, for operation of the half bridge, a control circuit detects, for monitoring the load circuit current, preferably the voltage dropping over a resistance arranged at the foot of the half-bridge of the inverter, and compares this with reference voltages. The monitoring of the current is then effected during the switch-on phase of the lower switch of the half-bridge. Beyond this, after the switching off of one of the two switches and the following switching on of the other switch there is provided a predetermined delay time, in order to exclude a short-circuiting of the inverter. The switches are preferably MOS field effect transistors, the gates of which are controlled by the control circuit by means of pulse-width modulated signals.
- The embodiments provide an arrangement for detecting when ignition of a lamp occurs and which prevents damage to the ballast when the lamp is faulty or absent.
- For a better understanding of the present invention embodiments will now be described by way of example, with reference to the accompanying drawings, in which:
-
Figure 1 shows a switching arrangement for a ballast; -
Figure 2 shows the detection of lamp ignition by obtaining an indication of the half-bridge current according to a first embodiment of the invention; -
Figure 3 shows a flow chart of the procedure for lamp ignition by obtaining an indication of the half-bridge current according to a third embodiment of the invention: -
Figures 4A and 4B show the detection of lamp ignition by the frequency according to a second embodiment of the invention; and -
Figure 5 shows the state chart of lamp ignition by frequency detection according to a second embodiment of the invention. - The main components of a converter for instance a half bridge are illustrated in the circuit diagram in
Figure 1 . The further elements of the ballast arranged upstream of the inverter - for example the rectifier and smoothing circuit - are already well known and thus are not explained in more detail below. - The inverter is formed by means of a half-bridge of two electronic switches Q1 and Q2 connected in series. These switches Q1 and Q2 may be formed for example by means of two MOS field effect transistors. The switches have respective body diodes D1 and D2 associated therewith. The foot of the half-bridge is connected to ground via a shunt resistance R1, whilst at the input of the half-bridge the d.c. voltage Vbus is applied, which can for example be generated by shaping the mains voltage by means of a combination of radio frequency suppressor and rectifier. Alternatively to this there can. however, also be applied to the half-bridge any other d.c. voltage source.
- At the common node point of the two switches Q1 and Q2, there is preferably connected the load circuit containing the gas discharge lamp LA, which is preferably a fluorescent lamp. This load circuit is comprised first of a series resonance circuit, which is made up of a choke L1 and a resonance capacitance C1. At the connection point between the choke L1 and the resonance capacitance C1 there is further connected a series circuit of a coupling capacitance C2 and the gas discharge lamp LA such that it lies parallel to the resonance capacitance C1.
- The control of the two switches Q1, Q2 of the inverter is effected by means of a
control circuit 1. which passes control signals to the gates of the two field effect transistors Q1 and Q2. - A switching period begins with a switching on or closing of the upper switch Q1 of the half-bridge for a certain switching-on time ton. At the end of this switch-on time ton the switch Q1 is again opened, and alternatingly the switch Q2 closed. Between the opening of the switch Q1 and the following closing of the switch Q2 a predetermined dead time td is waited out, in order in any event to avoid a simultaneously closing of the two switches Q1, Q2 and therewith a short-circuiting of the inverter. Also the second switch Q2 is closed for the switch-on time ton and thereafter again opened. After a further waiting out of the dead time td the upper switch Q1 is again closed, with which a complete switching period is ended.
-
-
- During a start phase of the ballast, initially the electrodes of the lamp LA are pre-heated, which is effected in that there is applied to the load circuit an a.c. voltage having a frequency which lies significantly above the resonance frequency of the load circuit. The voltage yielded thereby is then too low to be able to bring about an ignition of the lamp LA.
- At the end of the pre-heating time, the ignition of the lamp LA is initiated (ignition phase), which is effected in that the switch on time ton for the two switches Q1, Q2 of the inverter is stepwise increased and correspondingly the operating frequency of the inverter is reduced. The frequency then approaches ever closer the resonance frequency of the load circuit, until the voltage yielded thereby is so great that it brings about an ignition of the gas discharge lamp LA.
- After igniting the fluorescent lamp LA electrically behaves essentially as an ohmic resistance, so that the lamp voltage after ignition falls, which is maintained in the run mode by a normal operating frequency of the switches Q1 and Q2 (run mode).
- According to a first embodiment of the invention, during the ignition phase, the
control circuit 1 detects the voltage Vd drop across the shunt resistance R1. Thecontrol circuit 1 detects if the voltage exceeds a first lower threshold Vref Detection. Thecontrol circuit 1 also detects if the voltage exceeds a second higher threshold Vref Regulation. When the voltage exceeds the first lower threshold Vref Detection may be determined bycomparator 2A. When the voltage exceeds the second higher threshold Vref Regulation may be determined bycomparator 2. Preferably, thecomparators - The ignition phase lasts a maximum time period Time_out.
- As shown in
Figure 2 . if Vd exceeds both the first lower threshold Vref Detection and the second higher threshold Vref Regulation, at the end of the ignition phase (time period Time_out), then it is determined that the lamp LA is broken or absent, and the system is shut down immediately to prevent damage (whichever of the switches Q1 and Q2 that is closed is opened). - As also shown in
Figure 2 , if Vd is below the first lower threshold Vref Detection at the end of the ignition phase (time period shorter than Time_out) then the circuit enters the run mode and applies a normal operating frequency to the switches Q1 and Q2. - As not shown in
Figure 2 , if Vd exceeds both the first lower threshold Vref Detection and the second higher threshold Vref Regulation, during the ignition phase then the active switch will be opened immediately to prevent damage of the half bridge (whichever of the switches Q1 and Q2 that is closed is opened). In this case ignition will continue with its current frequency and switch-on time (Ton). - The lower threshold Vref Detection is used for the ignition detection but without direct impact on the half bridge operation. After the ignition time period Time_out (when the ignition window ends) the
control circuit 1 checks whether the lower threshold Vref Detection is exceeded. If the lower threshold Vref Detection is exceeded, this is a signal that lamp has not struck (as there is still a high current in the resonant circuit). This can mean that the upper threshold Vref Regulation is not exceeded and thus the halfbridge will not be damaged, but as the lower threshold Vref Detection is exceeded there is a clear indication that the resonant circuit is not damped, which only occurs when the lamp has not struck (as the arc resistance of the struck lamp dampens the resonant circuit). - A third embodiment is summarised in the flow chart of
figure 3 . - At step a the pre-heat phase is performed.
- At step b the ignition phase is entered.
- At step c the
control circuit 1 sets an ignition phase timer to zero. - At step d it is determined by the
control circuit 1 if the higher threshold Vref Regulation) is exceeded. - If the higher threshold Vref Regulation is exceeded, then at step e the half bridge is shut down.
- If the higher threshold Vref Regulation is not exceeded, then it is determined by the
control circuit 1 at step f whether the lower threshold Vref Detection is exceeded. - If the lower threshold Vref Detection not exceeded, then at step g the run mode is entered. In the run mode the control circuit operates the half bridge at a run frequency Frun of 58kHz.
- If the lower threshold Vref Detection is exceeded, then at step h the ignition phase counter is incremented.
- At step i the
control circuit 1 determines if the ignition phase counter has reached a value corresponding to the ignition phase having lasted the time period Time_out. - If at step i the
control circuit 1 determines that the ignition phase counter has reached a value corresponding to the ignition phase having lasted the time period Time_out, then at step e the half bridge is shut down. - If at step i the
control circuit 1 determines that the ignition phase counter has not reached a value corresponding to the ignition phase having lasted the time period Time_out, the procedure returns to step d and the thresholds continue to be monitored. - According to a second embodiment of the invention there is no direct detection through a monitored output parameter such as the Vref Detection mentioned above. Instead of that the frequency itself is used to determine whether the lamp has ignited successfully.
- In general we can differentiate two cases for the ignition. Firstly, there is no lamp or a broken lamp connected to the ballast which does not allow the ballast to ignite and run the lamp. Secondly, the lamp is present and operating correctly, so that the ballast can ignite and run the lamp.
- As explained before, in the ignition phase the operating frequency of the inverter is stepwise reduced. The frequency then approaches the resonance frequency of the load circuit. Thus the resistance of the circuit is reducing as well and the current in the output circuit increasing and the voltage across the lamp increasing.
- The
control circuit 1 usually provides means to protect the half bridge from destruction. Such destruction could happen due to high current through the switches Q1 and Q2 or to high voltage across some of the parts in the circuit. To realise such protection, thecontrol circuit 1 has means to monitor one or more output parameters to prevent the circuit from overload. The output parameters which can be monitored by thecontrol circuit 1 can be a current or a voltage at the output circuit, for instance the half bridge. For example thecontrol circuit 1 detects the voltage Vd drop across the shunt resistance R1, as in the first embodiment. In this example, thecontrol circuit 1 detects if the voltage Vd exceeds the threshold Vref Regulation. When the voltage exceeds the threshold Vref Regulation may be determined bycomparator 2 inFigure 1 . Preferably, thecomparator 2 is implemented within the control circuit 1 (rather than separately, as shown), the control circuit being an ASIC. In the second embodiment, thesecond comparator 2A is not required. - In the second embodiment, as the
control circuit 1 reduces the frequency during the ignition phase, the monitored parameter (in this example, the current in the half bridge given by the voltage Vd) increases. Thecontrol circuit 1 reduces the frequency until one of the following events occurs: - 1. The frequency reaches a predetermined minimum value, Fendstop_ign; or
- 2. Voltage Vd reaches the threshold Vref Regulation.
- If the Voltage Vd reaches the threshold Vref Regulation (as detected by the comparator 2) the
control circuit 1 has reached its maximum switch-on time, Ton, (minimum frequency of the half bridge) to prevent the circuit from overload. That means that thecontrol circuit 1 cannot go further to increase switch-on time, Ton, (which would result in a decrease of the operating frequency of the half bridge). So thecontrol circuit 1 stays at this operation point also called regulation level as shown inFig. 4 . In this example, the regulation level leads to a half bridge frequency of 60kHz. - After a given time period (e.g. Time_out) the
control circuit 1 evaluates a half bridge parameter, preferably the frequency or the switch-on time, Ton. According to this second embodiment, thecircuit 1 can determine whether the lamp has ignited successfully or not in dependence upon the frequency or the switch-on time, Ton. - In the case that there is no lamp or a broken lamp the operating frequency of the half bridge will stay on the regulation level (60kHz in this example) until the ignition time period Time_out ends, and the predefined value of Fendstop_ign cannot be reached. This is shown in
Figure 4A . Fendstop_ign is 50kHz in this example. - In the case that a lamp is connected to the ballast, and is operating correctly, the increasing voltage through decreasing the operating frequency of the half bridge will result in an ignition of the lamp. This is shown in
Figure 4B . InFigure 4B the lamp ignites at 70Hz. At ignition the resonant circuit itself changes because the lamp as load is added and the current in the half bridge given by the voltage Vd reduces. The Voltage Vd consequently does not reach the higher threshold Vref Regulation. Therefore thecontrol circuit 1 is able to continue to reduce the operating frequency further until the frequency reaches the predetermined minimum value Fendstop_ign without an intervention of the protection circuit (the Vref Regulation level will not be reached). When Fendstop_ign is reached the control circuit automatically ends the ignition phase and starts the run phase of operation. - In the run phase of operation, as shown in
Figure 4B , the control circuit operates the half bridge at a run frequency Frun of 58kHz. - This second embodiment is based on a principle with no active ignition detection criteria. Thus in such case there is no need for a dedicated comparator for the ignition detection by monitoring of a voltage level (that is, the
second comparator 2A of the first embodiment can be omitted). - The principle of operation of the second embodiment will now be described with reference to
Figure 5 , which shows a state chart. - After initialisation the preheat state A is entered for a predetermined preheat period.
- When the predetermined preheat period ends, the ignition state B is entered.
- If the lamp is present and operating correctly, at the time where the halfbridge frequency reaches the predetermined minimum frequency Fendstop_ign the ignition state will be left and the 'Lamp Operation' state C will be initiated similar to the first and third embodiment.
- On the other hand, if the lamp is defective or absent (no load), the frequency is swept down until the Vref Regulation (of the over current comparator 2) is hit. The operating frequency of the half bridge will stay on the regulation level (operation frequency will stay at 60kHz in this example) until the ignition time period Time_out ends, after which the lamp circuit will go into the Standby state D. Instead of the voltage Vref Regulation the control circuit may also monitor another output parameter, e.g. the voltage of the resonant choke L1.
- Advantageously the predetermined minimum frequency Fendstop_ign is not close to the regulation level.
- Additional shutdown may be in place as well. A shutdown may also occur in case where the predetermined minimum frequency Fendstop_ign has not been reached after a given time. Another example would be if there is a very high current in the half bridge detected (e.g. twice Vref Regulation)
- With a working lamp the lamp will strike at some point as the frequency is being swept down, jumping to a damped curve. The control means 1 then continues to sweep the frequency down until the predetermined minimum frequency Fendstop_ign is reached. When the frequency Fendstop_ign is reached the
control circuit 1 then exits the ignition state B after Fendstop_ign is conformed and goes to 'Lamp Operation' state C. This is based on the idea that if thecontrol circuit 1 can reach the frequency Fendstop_ign then the lamp must be struck. For this to work correctly the predetermined minimum frequency Fendstop_ign should be set a few kHz less than the real resonant frequency. - The frequency to which we sweep in ignition should be predetermined minimum frequency Fendstop_ign. It is advantageously to set this beyond resonance, e.g. 5kHz, so that the only time it is reached is if the lamp is struck.
- In a defective or deactivated lamp condition this parameter is not relevant as the regulation level is reached first. The regulation level is greater than the resonant frequenct of the load circuit.
- The frequency values given in the embodiments are given by way of example only. The values appropriate for a particular application will be determined according to the circumstances. However, the regulation level frequency should be greater than the resonant frequency, and the predetermined minimum frequency Fendstop_ign should be less than the resonant frequency of the load circuit.
Claims (8)
- Electronic ballast for a lamp (LA), such as a gas discharge lamp, preferably for a fluorescent lamp, having an inverter, connected with a d.c. voltage source (Vbus), and a load circuit, which has the lamp (LA) and a series resonance circuit, connected to the inverter,- wherein the inverter is formed by means of two switches (Q1, Q2) arranged in a half-bridge arrangement, which switches are so alternatingly controllable by a control means (1) during an ignition phase of the lamp (LA) that their switch-on time (Ton) is increased to reduce a control frequency, wherein the control means (1) is operable in the ignition phase to monitor the control frequency and when the control frequency reaches a predetermined minimum value, (Fendstop_ign) the control means (1) automatically ends the ignition phase and starts the run phase of operation,- characterised in that the control means (1) monitors an output parameter, a current or voltage, during the ignition phase and wherein the control means is operable to stop further increase to switch-on time (Ton) in case the output parameter reaches a threshold (Vref Regulation),- wherein the control means (1) is operable to detect a critical condition when the current or voltage exceeds a threshold value (Vref Regulation) and to open a closed one of the switches (Q1, Q2) in response thereto.
- The ballast of claim 1, wherein the control means (1) is operable to enter a Standby state (D) in case where the operating frequency of the half bridge is still above the predetermined minimum frequency (Fendstop_ign) at the end of the ignition time period (Time_out).
- The ballast of claim 1 or 2, wherein the control means (1), for monitoring the current, detects a voltage (VR1) drop (Vd) across a resistance (R1) arranged at the foot at the half-bridge.
- The ballast of claim 3, wherein the control means (1) is operable to compare the voltage (VR1) drop (Vd) across the resistance (R1) arranged at the foot at the half-bridge with a reference voltage (Vref Detection) and to stop the increase of the switch-on time (Ton) if the voltage (VR1) drop (Vd) across the resistance (R1) arranged at the foot at the half-bridge exceeds the reference value (Vref Regulation)
- The ballast of anyone of claims 1 to 4, wherein the control means (1) is operable to monitor the frequency or the switch-on-time (Ton) of the half bridge.
- The ballast of anyone of claims 1 to 5, wherein the control means (1) is operable to adjust the frequency or the switch-on-time (Ton) during the ignition phase.
- The ballast of claim 6, wherein the control means (1) is operable to detect a critical condition when the current or voltage exceeds a threshold value (Vref Regulation) and to stop adjusting the frequency or the switch-on-time (Ton) in response thereto.
- The ballast of claim 5, 6 or 7, wherein the control means (1) is operable to monitor the frequency or the switch-on-time (Ton) of the half bridge and to determine whether ignition has occurred in dependence upon the frequency after a predetermined time period.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1111860.1A GB2492776B (en) | 2011-07-11 | 2011-07-11 | Electronic ballast for a lamp |
PCT/EP2012/063505 WO2013007727A2 (en) | 2011-07-11 | 2012-07-10 | Electronic ballast for a lamp |
Publications (2)
Publication Number | Publication Date |
---|---|
EP2732679A2 EP2732679A2 (en) | 2014-05-21 |
EP2732679B1 true EP2732679B1 (en) | 2017-08-02 |
Family
ID=44544558
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP12743411.6A Not-in-force EP2732679B1 (en) | 2011-07-11 | 2012-07-10 | Electronic ballast for a lamp |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP2732679B1 (en) |
GB (1) | GB2492776B (en) |
WO (1) | WO2013007727A2 (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999035890A1 (en) * | 1998-01-07 | 1999-07-15 | Koninklijke Philips Electronics N.V. | Electronic ballast |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4700113A (en) * | 1981-12-28 | 1987-10-13 | North American Philips Corporation | Variable high frequency ballast circuit |
DE10013342A1 (en) * | 2000-03-17 | 2001-09-27 | Trilux Lenze Gmbh & Co Kg | Producing ignition voltage for fluorescent lamps involves applying start voltages of reducing frequency until lamp voltage reaches desired value |
WO2002060228A1 (en) * | 2001-01-24 | 2002-08-01 | Stmicroelectronics S.R.L. | Fault management method for electronic ballast |
DE10204044A1 (en) * | 2002-02-01 | 2003-08-14 | Tridonicatco Gmbh & Co Kg | Electronic ballast for gas discharge lamp |
CN101277571B (en) * | 2007-03-30 | 2014-02-12 | 电灯专利信托有限公司 | Ignition control method for discharge lamp as well as corresponding electronic ballast circuit |
US7459867B1 (en) * | 2007-05-11 | 2008-12-02 | Osram Sylvania Inc. | Program start ballast |
US7528558B2 (en) * | 2007-05-11 | 2009-05-05 | Osram Sylvania, Inc. | Ballast with ignition voltage control |
US7888885B2 (en) * | 2007-05-24 | 2011-02-15 | Stmicroelectronics S.R.L. | Control circuit of a driving circuit for regulating the switching frequency of a discharge lamp |
-
2011
- 2011-07-11 GB GB1111860.1A patent/GB2492776B/en not_active Expired - Fee Related
-
2012
- 2012-07-10 WO PCT/EP2012/063505 patent/WO2013007727A2/en active Application Filing
- 2012-07-10 EP EP12743411.6A patent/EP2732679B1/en not_active Not-in-force
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999035890A1 (en) * | 1998-01-07 | 1999-07-15 | Koninklijke Philips Electronics N.V. | Electronic ballast |
Also Published As
Publication number | Publication date |
---|---|
GB2492776A (en) | 2013-01-16 |
EP2732679A2 (en) | 2014-05-21 |
GB201111860D0 (en) | 2011-08-24 |
WO2013007727A3 (en) | 2013-04-04 |
GB2492776B (en) | 2016-06-22 |
WO2013007727A2 (en) | 2013-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100392546C (en) | Single chip ballast control with power factor correction | |
US6525492B2 (en) | Ballast control IC with minimal internal and external components | |
JP3958368B2 (en) | stabilizer | |
EP0838129B1 (en) | Electronic ballast | |
US7323827B2 (en) | Ripple reduction method for electronic ballasts | |
US6008590A (en) | Integrated circuit inverter control having a multi-function pin | |
EP1969907B1 (en) | Output short circuit protection for electronic ballasts | |
JP2000511693A (en) | ballast | |
JP2000511691A (en) | ballast | |
JP2002515173A (en) | Flicker prevention mechanism for ballast driver of fluorescent lamp | |
WO2009005535A1 (en) | Electronic ballasts for lighting systems | |
KR20070102596A (en) | Automotive high intensity discharge lamp ballast circuit | |
JP2000511690A (en) | Triac dimmable compact fluorescent lamp with low power factor | |
US7312586B2 (en) | Ballast power supply | |
CN101208997A (en) | RFC and ballast control IC | |
EP2730149B1 (en) | Electronic ballast having adaptive dead time control, for a lamp | |
CA2347542A1 (en) | Hid ballast circuit with arc stabilization | |
EP2732679B1 (en) | Electronic ballast for a lamp | |
US7432660B2 (en) | IC-based low cost reliable electronic ballast with multiple striking attempts and end of lamp life protection | |
US7656096B2 (en) | Hybrid ballast control circuit in a simplified package | |
JP4061080B2 (en) | Discharge lamp lighting device | |
JP4441108B2 (en) | Discharge lamp lighting device | |
JP3440726B2 (en) | High pressure discharge lamp lighting device | |
JP2004319521A (en) | Discharge lamp lighting device | |
JPH05135891A (en) | Inverter device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20140312 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAX | Request for extension of the european patent (deleted) | ||
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
INTG | Intention to grant announced |
Effective date: 20170412 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 915750 Country of ref document: AT Kind code of ref document: T Effective date: 20170815 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602012035327 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20170802 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20171102 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20171102 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20171202 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20171103 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602012035327 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20180503 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20180710 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180710 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20180731 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: UEP Ref document number: 915750 Country of ref document: AT Kind code of ref document: T Effective date: 20170802 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180731 Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180710 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180731 Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180731 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180710 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R084 Ref document number: 602012035327 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180731 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MM01 Ref document number: 915750 Country of ref document: AT Kind code of ref document: T Effective date: 20180710 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180710 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180710 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20120710 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170802 Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20170802 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20210729 Year of fee payment: 10 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602012035327 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20230201 |