[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

EP0870325B1 - Microelectronic mounting with multiple lead deformation - Google Patents

Microelectronic mounting with multiple lead deformation Download PDF

Info

Publication number
EP0870325B1
EP0870325B1 EP95924747A EP95924747A EP0870325B1 EP 0870325 B1 EP0870325 B1 EP 0870325B1 EP 95924747 A EP95924747 A EP 95924747A EP 95924747 A EP95924747 A EP 95924747A EP 0870325 B1 EP0870325 B1 EP 0870325B1
Authority
EP
European Patent Office
Prior art keywords
leads
wafer
sheet
lead
top sheet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP95924747A
Other languages
German (de)
French (fr)
Other versions
EP0870325A4 (en
EP0870325A1 (en
Inventor
Thomas H. Distefano
John W. Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Adeia Semiconductor Solutions LLC
Original Assignee
Tessera LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tessera LLC filed Critical Tessera LLC
Publication of EP0870325A4 publication Critical patent/EP0870325A4/en
Publication of EP0870325A1 publication Critical patent/EP0870325A1/en
Application granted granted Critical
Publication of EP0870325B1 publication Critical patent/EP0870325B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4839—Assembly of a flat lead with an insulating support, e.g. for TAB
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/22—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device liquid at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/642—Capacitive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/71—Means for bonding not being attached to, or not being formed on, the surface to be connected
    • H01L24/72—Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4084—Through-connections; Vertical interconnect access [VIA] connections by deforming at least one of the conductive layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01039—Yttrium [Y]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01042—Molybdenum [Mo]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01066—Dysprosium [Dy]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/118—Printed elements for providing electric connections to or between printed circuits specially for flexible printed circuits, e.g. using folded portions
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0133—Elastomeric or compliant polymer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0397—Tab
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09081—Tongue or tail integrated in planar structure, e.g. obtained by cutting from the planar structure
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/091—Locally and permanently deformed areas including dielectric material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/063—Lamination of preperforated insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/36—Assembling printed circuits with other printed circuits
    • H05K3/361—Assembling flexible printed circuits with other printed circuits
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49158—Manufacturing circuit on or in base with molding of insulated base

Definitions

  • the present invention relates to mounting and connection devices and techniques for use with microelectronic elements such as semiconductor chips.
  • Complex microelectronic devices such as modern semiconductor chips require numerous connections to other electronic components.
  • a complex microprocessor chip may require many hundreds of connections to external devices.
  • wire bonding the chip is positioned on a substrate with a bottom or back surface of the chip abutting the substrate and with the contact-bearing front or top surface of the chip facing upwardly, away from the substrate.
  • Individual gold or aluminum wires are connected between the contacts on the chip and pads on the substrate.
  • tape automated bonding a flexible dielectric tape with a prefabricated array of leads thereon is positioned over the chip and substrate and the individual leads are bonded to the contacts on the chip and to pads on the substrate.
  • the pads on the substrate are arranged outside of the area covered by the chip, so that the wires or leads fan out from the chip to the surrounding pads.
  • the area covered by the subassembly as a whole is considerably larger than the area covered by the chip. This makes the entire assembly substantially larger than it otherwise would be. Because the speed with which a microelectronic assembly can operate is inversely related to its size, this presents a serious drawback.
  • the wire bonding and tape automated bonding approaches are generally most workable with chips having contacts disposed in rows extending along the periphery of the chip. They generally do not lend themselves to use with chips having contacts disposed in a so-called area array, i.e., a grid-like pattern covering all or a substantial portion of the chip front surface.
  • the contact bearing surface of the chip faces towards the substrate.
  • Each contact on the chip is joined by a solder bond tc the corresponding pad on the substrate, as by positioning solder balls on the substrate or chip, juxtaposing the chip with the substrate in the front-face-down orientation and momentarily melting or reflowing the solder.
  • the flip-chip technique yields a compact assembly, which occupies an area of the substrate no larger than the area of the chip itself.
  • flip-chip assemblies suffer from significant problems with thermal stress.
  • the solder bonds between the chip contacts and substrate are substantially rigid. Changes in the size of the chip and of the substrate due to thermal expansion and contraction in service create substantial stresses in these rigid bonds, which in turn can lead to fatigue failure of the bonds.
  • interposers flexible, sheet-like structures referred to as "interposers" or "chip carriers".
  • the preferred chip carriers have a plurality of terminals disposed on a flexible, sheet-like top layer.
  • the interposer is disposed on the front or contact bearing surface of the chip with the terminals facing upwardly, away from the chip.
  • the terminals are then connected to the contacts of the chip. Most preferably, this connection is made by bonding prefabricated leads on the interposer to the chip contacts, using a tool engaged with the lead.
  • the completed assembly is then connected to a substrate, as by bonding the terminals of the chip carrier to the substrate.
  • the terminals on the chip carrier can move relative to the contacts on the chip without imposing significant stresses on the bonds between the leads and the chip, or on the bonds between the terminals and the substrate.
  • the assembly can compensate for thermal effects.
  • the assembly most preferably includes a compliant layer disposed between the terminals on the chip carrier and the face of the chip itself as, for example, an elastomeric layer incorporated in the chip carrier and disposed between the dielectric layer of the chip carrier and the chip. Such a compliant structure permits displacement of the individual terminals independently towards the chip.
  • Copending, commonly assigned United States Patent Application 08/190,779 describes a further improvement.
  • Components according to preferred embodiments of the '779 application use a flexible, dielectric top sheet having top and bottom surfaces.
  • a plurality of terminals are mounted on the top sheet.
  • a support layer is disposed underneath the top sheet, the support layer having a bottom surface remote from the top sheet.
  • a plurality of electrically conductive, elongated leads are connected to the terminals on the top sheet and extend generally side by side downwardly from the terminals through the support layer.
  • Each lead has a lower end at the bottom surface of the support layer.
  • the lower ends of the leads have conductive bonding materials as, for example, eutectic bonding metals.
  • the support layer surrounds and supports the leads.
  • Components of this type can be connected to microelectronic elements such as semiconductor chips or wafers by juxtaposing the bottom surface of the support layer with the contact-bearing surface of the chip so as to bring the lower ends of the leads into engagement with the contacts on the chip, and then subjecting the assembly to elevated temperature and pressure conditions. All of the lower ends of the leads bond to the contacts on the chip substantially simultaneously.
  • the bonded leads connect the terminals of the top sheet with the contacts on the chip.
  • the support layer desirably is either formed from a relatively low-modulus, compliant material, or else is removed and replaced after the lead bonding step with such a compliant material.
  • the terminals desirably are movable with respect to the chip to permit testing and to compensate for thermal effects.
  • the components and methods of the '779 application provide further advantages, including the ability to make all of the bonds to the chip or other component in a single lamination-like process step.
  • the components and methods of the '779 application are especially advantageous when used with chips or other microelectronic elements having contacts disposed in an area array.
  • Document US-A-5 086 337 discloses an electronic assembly in which flexible connector leads are arranged between a chip and a substrate in order to improve thermal compliance of the assembly.
  • the assembly of US-A-5 086 337 is made by fixing one end of a flat spiral-shaped connector lead to a substrate electrode and then connecting the other end of the connector lead to a chip electrode. An degree of relative movement between the chip and the substrate due, for example, to differential thermal expansion or shrinkage is possible without breaking the connection.
  • a method according to this aspect of the present invention includes the steps of providing a first element having a first surface with a plurality of elongated, flexible leads extending along the first surface, each such lead having a terminal end attached to the first element and a tip end offset from the terminal end in a preselected, first horizontal direction parallel to the first surface.
  • the method also includes the step of simultaneously forming all of the leads by moving all of the tip ends of the leads relative to the terminal ends thereof and relative to the first element so as to bend the tip ends away from the first element. The tip ends are moved through a preselected displacement, to thereby deform all of the leads simultaneously in a predetermined manner.
  • the tip ends of the leads are releasably secured to the first element and the tip ends of the leads are detached from the first element during the moving step.
  • the tip ends of all the leads are attached to a second element, and the step of moving the tip ends of the lead relative to the terminal ends of the leads includes the step of moving the second element relative to the first element.
  • the second element may be moved, relative to the first element, in a second horizontal direction opposite to the first horizontal direction, i.e., opposite to the terminal end to tip end direction of the leads.
  • the second element preferably also moves in a downward vertical direction, away from the first element, simultaneously with the horizontal movement.
  • each lead horizontally towards its own terminal end and vertically away from the terminal end, thereby deforming the leads towards formed positions in which the leads extend generally vertically downwardly, away from the first element.
  • the leads are initially curved in horizontal directions parallel to the surfaces of the first and second elements, and the first and second elements move vertically away from one another. This movement partially straightens the horizontal curvature while bending the leads to a vertically-extending curved configuration.
  • Methods according to this aspect of the present invention also include the step of injecting a flowable, desirably compliant dielectric material around the leads and then curing the flowable material so as to form a dielectric support layer around the leads.
  • the first element is a flexible, dielectric top sheet having terminal structures extending therethrough at the terminal ends of the leads.
  • the second element is itself a microelectronic element such as a semiconductor chip or wafer.
  • the step of attaching the tip ends of the leads to the second element includes the step of bonding the tip ends of the leads to the contacts on the chip or other microelectronic element. This step desirably is performed while the leads are in their initial, undeformed positions. Thus, all of the tip ends are bonded simultaneously to all of the contacts on the microelectronic element. Because the leads are in their initial, undeformed positions when bonded to the contacts, the tip positions of the lead tips are well controlled at this stage. This facilitates registration of the lead tips with the contacts. Further, the process lends itself to application of substantial forces between the lead tips and the contacts.
  • a compliant dielectric support layer may be introduced into the space between the microelectronic element and the dielectric sheet after the moving step.
  • the resulting assembly has terminals electrically connected to the microelectronic element by the flexible leads but readily movable relative to the microelectronic-element in directions parallel to the face of the microelectronic element, as well as in directions towards the microelectronic element.
  • the resulting assembly can be tested readily by engagement with a test probe and can also be assembled readily to a larger substrate.
  • the first element is the microelectronic element, such as a chip or wafer.
  • the chip or wafer initally has the leads extending along its surface, with the terminal ends of the leads secured to contacts on the chip and the tip ends releasably attached to the wafer surface.
  • the second element desirably includes a flexible dielectric sheet with contact structures thereon. The tip ends of the leads are attached to the contact structures before moving the dielectric sheet and the microelectronic element relative to one another.
  • one element is a multi-chip unit such as a wafer incorporating a plurality of semiconductor chips having contacts thereon and the other element or sheet extends over a plurality of these chips.
  • the first element or sheet includes a plurality of regions, one such region corresponding to each such chip.
  • the second element is a wafer
  • the step of attaching the tip ends of the leads to the second element preferably includes the step of bonding the tip ends of leads in a plurality of such regions, and desirably in all of such regions, to the contacts on the corresponding chips simultaneously so that each such region is connected to one chip.
  • the method further includes the step of severing the chips from the multichip element or wafer and severing the regions from the sheet so as to form individual units, each including one chip and the associated region of the sheet.
  • the method also includes the step of injecting a flowable dielectric material between the wafer and the sheet and curing the dielectric material to form a compliant dielectric support layer after the lead bonding step but before the severing step.
  • the severing step thus includes the step of severing the dielectric support layer so that each unit formed in the severing step will include a portion of the dielectric support layer.
  • the multi-chip unit may include an assembly of chips in the desired configuration for use, such as an assembly of chips mounted to a common heat sink or support, and the first element or sheet may include circuitry adapted to interconnect the plural chips.
  • the chips are not severed from one another.
  • the step of bonding the tip ends of the leads to the contacts of the microelectronic element includes the steps of aligning the top sheet or first element with the microelectronic element so that the tips are in registration with the contacts and biasing the sheet towards the microelectronic element while maintaining the registration.
  • the sheet may be in engagement with a reinforcing structure during the bonding step to aid registration.
  • the reinforcing structure may include a flexible but substantially inextensible foil such as a metallic foil bonded to the sheet.
  • the reinforcing structure may include a substantially rigid ring having a central opening such that the sheet extends across the central opening and is held taut by the ring.
  • the step of biasing the sheet.towards the contact bearing surface may include the step of applying fluid pressure, such as air pressure, to the top surface of the sheet either directly or through a diaphragm or bag so as to maintain uniform pressure over the entire surface of the sheet.
  • the forming process may be used to produce a component for subsequent attachment to a microelectronic element.
  • the second element may be a temporary, removable element as, for example, a sheet of a soluble polymer. This temporary element is removed after the support layer is formed, as by dissolving away the soluble sheet, leaving the tip ends of the leads exposed at the bottom surface of the support layer. Bonding material can be applied to the tip ends of the leads before or after the step of forming the dielectric support layer.
  • the resulting component can be assembled to a chip or other microelectronic element by juxtaposing the exposed surface of the support layer with the contact bearing surface of the element and bonding the tip ends of the leads to the contacts of the chip or other element. After the component is connected to the chip or other element, the terminals on the flexible sheet are electrically connected to the contacts of the chip, but are movable with respect to the contacts both in directions parallel to the surface of the chip and towards the surface of the chip.
  • the second element is a permanent, flexible dielectric sheet, initially positioned adjacent the first sheet.
  • the tip end of each lead is provided with a conductive tip structure, such as a conductive post or via extending through the second dielectric sheet.
  • the second sheet moves away from the first sheet, and the flowable dielectric material is injected between the sheets.
  • the tip structures may be provided with conductive bonding materials, and the resulting component may be connected to a microelectronic element by juxtaposing the surface of the second sheet with the contact-bearing surface of the microelectronic element.
  • a further aspect of the present invention provides a component for making a microelectronic connection including a first dielectric element having a first or bottom surface and a plurality of elongated flexible leads extending on the first or bottom surface of the first element.
  • Each such lead has a terminal end secured to the first element and a tip end releasably secured to the first element so that the tip end is movable away from the first element.
  • the tip end of each such lead preferably is offset from the terminal end of the lead in a first horizontal direction parallel to the first surface.
  • the dielectric first element is a sheet having a top or second surface opposite from the first surface, and the component also includes electrically conductive terminal structures extending through the sheet at the terminal ends of the leads.
  • Each lead desirably has an electrically conductive bonding material at the tip end.
  • the leads may include gold and the bonding material may include a metal selected to form a low-melting eutectic with gold, such as a metal selected from a group consisting of tin, germanium and silicon.
  • the leads desirably are arranged in a regular, grid-like pattern at spacing intervals of less than about 1.25mm between corresponding features of adjacent leads. Desirably, each lead is between about 200 and about 1000 microns long, about 10 microns to about 25 microns thick and about 10 microns to about 50 microns wide. Components according to this aspect of the invention can be used in methods as discussed above.
  • a microelectronic connector including a body such as a flexible dielectric sheet having a bottom surface, there being an area array of terminal structures mounted to the body and exposed on the bottom surface thereof.
  • the connector according to this aspect of the invention includes a plurality of leads, each said lead extending away from said bottom surface, each said lead having a terminal end connected to one said terminal structure and a tip end remote from the terminal structure.
  • the connector according to this aspect of the invention further includes a layer of a compliant dielectric material on said bottom surface of said body, said compliant layer having a bottom surface remote from said body.
  • the compliant layer substantially surrounds and supports the leads. The tip ends of the leads protrude from the bottom surface of the compliant layer.
  • each lead desirably has an electrically conductive bonding material at its tip end for joining the tip end to a contact.
  • the leads may be generally S-shaped.
  • Each lead may be formed from a ribbon of conductive material having oppositely-directed major surfaces, the ribbon being curved in directions normal to its major surfaces to form the s-shape or other curved configuration of the lead.
  • Yet another aspect of the invention provides a microelectronic assembly incorporating a microelectronic element having a front surface with an area array of contacts thereon.
  • the assembly includes a connector body having a bottom surface facing toward said front surface of said microelectronic element but spaced therefrom.
  • the connector body has an area array of terminal structures exposed on said bottom surface and overlying the array of contacts on the microelectronic element.
  • the assembly includes curved flexible leads extending between the terminal structures and contacts.
  • each flexible lead may be constituted by a metallic ribbon having oppositely-directed major surfaces, the ribbon being curved in directions normal to its major surfaces to form the S-shape.
  • Yet another aspect of the invention includes a chip or wafer assembly including a chip or a wafer incorporating a plurality of chips, the chip or wafer having a first surface with electrical contacts thereon, the assembly further including a plurality of deformable leads, each lead having a fixed end permanently connected to one said contact and a tip end detachably secured to the first surface of the chip or wafer.
  • Chip or wafer assemblies according to this aspect of the invention can be used in methods as discussed above.
  • a process for manufacturing components according to one embodiment of the invention begins with a starting mutilayer sheet 30.
  • Mutilayer sheet 30 includes a dielectric sheet 34 (Fig. 2), preferably formed from a polymer such polyimide or other known dimensionally stable polymeric films used in the semiconductor industry.
  • Dielectric sheet 34 desirably is less than about 40 microns thick, more preferably between about 20 and about 30 microns thick and most preferably about 25 microns thick.
  • a top layer 36 of electrolytically deposited copper covers the top surface 35 of dielectric sheet 34, whereas a similar bottom layer 38 covers the opposite, bottom surface 37 of the dielectric sheet.
  • the copper layers may be about 5 to about 25 microns thick.
  • mutilayer sheet 30 is continuous and substantially uniform over the entire extent of mutilayer sheet 30.
  • the mutilayer sheet is stretched taut. While the mutilayer sheet is maintained in a taut condition, it is bonded to a ring-like, generally circular frame 32 so that the mutilayer sheet 30 stretches across the central opening of the frame.
  • the mutilayer sheet is bonded to the frame using a suitable high temperature adhesive such as an epoxy resin film, preferably on the order of about 10 microns thick.
  • Frame 32 is formed from a substantially rigid material having a coefficient of thermal expansion substantially equal to that of the semiconductor part with which the assemblage will be used in later steps. Typically, the semiconductor parts are formed from silicon, and hence the frame has a thermal coefficient of expansion substantially equal to that of silicon. Molybdenum is the preferred frame material.
  • bottom layer 38 is completely masked by bottom resist 50 whereas top layer 36 is selectively masked in a pattern as shown in Fig. 3.
  • the selective masking can be performed by a conventional technique of applying an electrophoretic resist, selectively exposing the areas to be covered by the resistor and heat curing and developing the resist to remove the uncured resist material.
  • One suitable resist is sold under the designation "Eagle Electrophoretic Resist” by the Shippley Company of Wellesley, Massachusetts. A developer for this resist is available from the same source.
  • the pattern includes a vast number of terminal-forming regions 40, typically tens or hundreds of thousands, arranged in a substantially regular pattern including one or more regular, rectilinear grids having a constant pitch P X in one direction and a constant, pitch P Y in the other direction along the surface of the sheet.
  • P X is equal to P X .
  • various regions of the sheet will ultimately be associated with individual chips in a wafer.
  • the grids within each such region may be continuous with one another, or else may be separated from one another by spaces or interruptions in the grid pattern.
  • the regions 41 are schematically depicted in Fig. 12 as separated from one another by visible borders 43. However, such visible borders are not always present.
  • Each terminal-forming region 40 includes an annular mask region 42 defining the periphery of a ring 44 and a central mask region 46 defining a central hole within the ring.
  • the rings 44 are unmasked.
  • the remainder of the sheet is also unmasked so as to form a substantially continuous unmasked region 48 surrounding each of the terminal forming regions 40 and isolated from the ring 44 of each such region by the annular mask region 42 thereof.
  • Continuous region 48 desirably extends over most or all of the entire sheet.
  • the terminal forming region has a modified configuration (not shown) in which the annular mask region 42 is interrupted or eliminated so as to leave the ring 44 connected to the continuous region 48. As further discussed below, these modified terminal forming regions will form potential plane terminals.
  • the assembly is electroplated with an etch resistant metal such as a metal selected from the group consisting of nickel, gold and palladium, most preferably nickel.
  • This plating may be about 1 to 3 microns thick, most preferably about 2 microns thick.
  • the plated metal thus covers the ring 44 of each terminal-forming region 40 and also covers the continuous area 48.
  • the resist is then stripped away using conventional resist removal techniques, leaving the top copper layer 36 exposed in annular areas 42 and center holes areas 46.
  • the assembly is then subjected to etching using a conventional copper etching solution such as a CuCl etch. During this etching procedure, the etch resistant metal such as nickel previously deposited acts as a resist or etch stop, and protects copper layer 36.
  • the etch resistant metal is not present and the copper layer is removed, leaving a pattern as illustrated in Fig. 4, with continuous area 48 and ring areas 44 having copper and nickel and with the center hole areas 46 and annular areas 42 etched to expose the top surface 35 of the dielectric film 34. During this procedure, the bottom copper layer 38 is protected by a bottom resist 50.
  • holes 52 are formed in dielectric film 34 within the center hole region 46 of each terminal region.
  • the holes are formed by ablation using radiant energy such as excimer laser light, desirably at 308nm wavelength.
  • a mask 54 with holes corresponding to the central holes 46 of the terminal regions is placed above the assemblage so that the holes in the mask are in registration with the central holes 46, and the radiant energy is directed through the holes of the mask.
  • the mask is formed from a heat resistant material such as molybdenum. The mask absorbs most of the radiation.
  • the copper and nickel rings 44 surrounding central holes 46 also act as masks, and limit ablation of the dielectric sheet to the regions within central holes 46.
  • the holes or vias 52 are lined with a layer of via liner 56 of copper using an electroless plating process.
  • the electroless plating process may include seeding or pretreatment with a palladium salt or other deposition promoter, followed by exposure to the electroless plating solution itself.
  • the copper layer 56 extends over the bottom of each hole 52, in contact with the bottom copper layer 38 and also extends over the top or upwardly facing surface of each ring 44.
  • the copper forms a blind via liner connecting each ring 44 with the bottom copper layer 38.
  • the copper layer is about 10 microns thick.
  • the bottom resist 50 remains in place during this process, and hence the copper is not deposited on the surface of bottom copper layer 38 facing away from sheet 34.
  • the top surface has a plurality of ring-like terminal structures 44 on its top surface 35 and a blind via liner 56 extending through the dielectric sheet at the center of each such ring-like terminal structure.
  • a substantially continuous electrically conductive copper potential plane 48 extends over the top surface of the sheet.
  • Each ring-like terminal structure 44 is surrounded by this continuous layer 48 but electrically isolated therefrom by an annular region 42 (Fig. 3) substantially devoid of conductive material.
  • the potential plane terminals (not shown) formed with the modified structure mentioned above have their ring-like terminal structures 44 electrically connected to continuous layer 48.
  • the copper features on the top surface are then electroplated to a thickness of about 2 microns with nickel.
  • the plating current is applied through bottom copper layer 38, and transmitted to the terminals 44 by the via liners 56.
  • the plating current is applied to the potential plane through the potential plane terminals.
  • a layer of gold desirably about 0.5 microns thick, is electroplated over the nickel layer.
  • the nickel and gold layers form protective, corrosion-resistant coverings on the copper surfaces and edges.
  • bottom resist 50 is removed and a top resist 58 is applied over the entire top surface of the dielectric sheet 34, and hence over the ring structures 44 and continuous conductive region 48.
  • the exposed bottom surface of the bottom copper layer 38 is patterned using a resist, photo exposure, curing and developing process similar to those discussed above so as to leave an array of generally dumbbell-shaped lead regions uncovered, and leaving the remainder of the bottom layer 38 covered by the resist.
  • Individual leads 60 are formed in each region by electroplating a nickel layer 62, typically about 2 microns thick on bottom copper layer 38 and then electroplating a gold layer 64, typically about 5 to about 25 microns thick, desirably about 20 microns thick, on the nickel layer. The resist used to form leads 60 is then removed.
  • Each lead 60 includes a generally circular, terminal end bulge 66 (Fig. 8), a somewhat smaller, generally circular tip end bulge 68 and an elongated, relatively narrow strip 70 extending between these bulges.
  • Leads 60 are disposed in a regular, rectilinear grid having the same pitch and arrangement as the grid of ring-like terminals 44 on the top surface.
  • each circular bulge 66 is concentric with one terminal 44 on the top surface and with the associated via 56.
  • an electrically conductive bonding material is applied in spots 72 on the exposed surfaces on tip end regions 68 of the leads.
  • One suitable bonding material includes a layer of tin 74, desirably about 10 microns thick and a gold antioxidant layer 76, desirably about 2 microns thick over the tin layer.
  • a resist is coated over the exposed surfaces of the leads and photographically patterned and developed to provide holes in the resist at the desired spots for the bonding material.
  • the electrically conductive bonding material in each spot 72 is applied by electroplating. As discussed further below, other bonding materials and deposition processes may also be employed.
  • the top resist 58 is left in place and the bottom copper layer 38 is exposed to a sub-etching process using a CuCl etch solution.
  • the gold layer 64 and nickel layer 62 are substantially unaffected by the etchant and act as etching masks.
  • Bottom copper layer 38 is attacked in the exposed areas and also at the edges of the leads 60, i.e, at the edges of the gold and nickel layers.
  • the copper layer is removed in the exposed areas and progressively removed beneath the leads 60. The extent of inward removal or undercutting from each edge of lead 60 .increases progressively with time.
  • the process time is selected so that undercut regions starting from opposite edges of each strip 70 merge with one another, leaving each strip 70 separated from the dielectric sheet 34 by a gap 78.
  • the etching or undercutting of the copper layer does not proceed all the way to the center of each tip end bulge 68. Rather, the etching process stops short of the center leaving a small, copper button 80 extending from the tip end bulge 68 to the bottom surface 37 of dielectric sheet 34.
  • Button 80 desirably has a diameter substantially smaller than the diameter of tip end bulge 68.
  • the button diameter is less than about 50 microns, and hence the surface area of the button in contact with the lower surface 37 of the dielectric sheet 34 is very small.
  • the adhesion is directly related to the surface area of contact, the adhesion is only strong enough to retain the tip end of the lead against gravitational and acceleration forces in normal, gentle handling. The bond between the button 80 and the dielectric sheet can be broken readily in the process discussed below.
  • each terminal end button 82 is also concentric with the associated via 56, and is metallurgically bonded to the via lining.
  • the terminal end buttons 82 are also metallurgically bonded to the terminal end bulges 66 of the leads.
  • each lead is provided with an electrically continuous, unitary, metallurgically bonded terminal end structure including the terminal end bulge 66, button 82, via liner 56 and ring-like terminal 44 extending through the dielectric sheet from the terminal end 66 of the lead to the top surface of the dielectric sheet.
  • each such terminal end structure firmly secures the terminal end 66 of the lead in place.
  • the top resist 58 is removed and all of the metallic components, including the terminals or rings 44, via liners 56 and leads 60 are electrolessly plated with a thin covering of gold, desirably about 1 micron thick. This electroless gold layer coats all of the exposed metal surfaces and edges, including the edges and surfaces exposed by etching bottom copper layer 38.
  • the plating and etching steps used to form the other features also form fiducial marks including transparent metal free regions 83 schematically indicated in Fig. 12.
  • Dielectric sheet 34 now constitutes a dielectric connector body.
  • the component may be handled, shipped and stored in this condition, or else may be assembled immediately to a microelectronic element.
  • the precise dimensions of the features in the component will depend upon the microelectronic element with which the component will be used. However, for presently popular contact pitch schemes, the following dimensions in Table I can be used (all dimensions in microns).
  • the completed component 84 made as discussed above, including the frame 32 and dielectric sheet or connector body 34 with the leads and terminals thereon is assembled with a semiconductor wafer 86 (Fig. 11).
  • the wafer includes a large number of individual chip regions 88, each including the elements of a complete semiconductor chip.
  • the individual chip regions correspond to the regions 41 of the component 84 (Fig. 12).
  • Wafer 86 also has a vast number of contacts 90 on the top surface 92 of the chip (Fig. 13).
  • Component 84 is disposed above the top surface of the wafer so that the lower surface 37 of the dielectric sheet 34 faces downwardly, towards the top surface of the chip.
  • a perforated, chip engaging vacuum platen 94 is disposed beneath the wafer 86, and the wafer is held to the platen by vacuum applied through ports 96.
  • Top platen 98 includes a transparent plate 102 , preferably formed from quartz, surrounded by a metal ring 103.
  • the connecting component is sealingly engaged with top platen, as by an O-ring (not shown) engaged between the circular frame 32 of the connection component 84 and ring 103. Vacuum is applied through a port 100 to the space between the component and transparent plate 102, thus engaging the flexible sheet firmly with the transparent plate.
  • connection component 84 While the connecting component 84 and the wafer 86 are engaged with the top and bottom platens, the connection component 84 is brought into registration with the wafer 86 by moving one or both of platens 98 and 94 in the horizontal or X-Y directions and also by rotating one of the platens about a vertical axis, so as to swing the component 84 and wafer 86 relative to one another in the azumithal directions indicated by the arrow theta in Fig. 11. These motions can be controlled using micrometer screw adjusting devices (not shown). During this process, the position of component 84 relative to the chip can be gauged by observing fiducial marks 83 on component 84.
  • the top surface of chip 88 can be seen through plate 102 and through the film 34.
  • the fiducial marks and the relative positions of the component and chip can be detected either by a human observer or by a machine-vision system.
  • the component 84 is precisely aligned with the chip so that the tip end 68 of each lead 60 is aligned with the correct contact 90 on the wafer.
  • This precise alignment can be achieved even over a relatively large component, covering essentially the entire chip.
  • the chip and component may be about 10-30 cm in diameter.
  • the tip ends of the leads may be aligned with the contacts with the required precision.
  • Several factors contribute to such precise alignment. Because the dielectric film 34 is continuously held taut throughout the lead-forming process and the aligning process by the same frame 32, the leads remain in position. Also, the tip ends 68 of the leads are secured to the film by buttons 80 (Fig. 10) at all times from the time the leads are formed up to and including the alignment process.
  • the tip ends cannot move relative to the film.
  • frame 32 has a coefficient of thermal expansion close to that of the wafer, variations in temperature during the alignment process, and during subsequent steps discussed below, will not tend to move the film relative to the wafer.
  • the fiducial marks 83 are made in the same etching and plating processes as used to form the other elements of the component, the fiducial marks are in precise registration with the leads.
  • the platens are moved toward one another to juxtapose the connection component closely with the wafer.
  • Compressed gas is admitted between plate 102 of the top platen and connection component 84 so that the compressed gas bears on the top surface of sheet 34 as depicted by the arrows in Fig. 13. This biases the sheet downwardly towards the wafer so that the bonding material 72 at the tip end of each lead is engaged with the aligned contact 90.
  • the pressurized gas achieves intimate, contact between the component 84, and particularly the bonding material 72 at the tip ends of the leads, over the entire surface of the wafer despite any non-planarity of the component or of the wafer, without applying undesirably high localized stress at any point.
  • the assembly While the gas pressure is maintained, the assembly is heated to a temperature sufficient to activate the bonding material in spots 72, and form metallurgical bonds 104 (Fig. 14) between the tip ends of the leads and the contacts 90 of the wafer 86.
  • the heating process brings the assembly to a temperature of about 240oC for about 150 seconds.
  • the tin within each spot 72 interdiffuses with the surrounding gold in the contacts 90 and in the lead itself, forming a liquid layer. This layer in turn continues to dissolve gold from the contact pads 90 and from the lead tip ends 68. With increasing gold content, the solidus temperature of the composition rises. At this point, the bond solidifies.
  • the bonding process continues with an annealing step at a temperature sufficient to permit substantial interdiffusion between gold and tin, typically about 180oC for about 10 minutes, so as to further enrich the bond with gold and further strengthen the bond.
  • a temperature sufficient to permit substantial interdiffusion between gold and tin typically about 180oC for about 10 minutes, so as to further enrich the bond with gold and further strengthen the bond.
  • the tip ends 68 of the lead remain connected to the lower surface 37 of the dielectric sheet 34 by buttons 80. Thus, the tip ends cannot move out of position during the bonding process.
  • the dielectric sheet 34 and potential plane layer 48 tend to expand at a rate greater than the rate of expansion of the wafer.
  • the thermal expansion of the dielectric sheet and potential plane layer are substantially taken up in relieving the tensile stress.
  • the actual movement of features on sheet 34 and layer 48 due to thermal expansion is approximately equal to the thermal expansion of frame 32.
  • Frame 32 has a coefficient of thermal expansion substantially equal to that of wafer 86. Therefore, the features of component 84 remain in alignment with the features of the wafer during the heating process.
  • each lead 60 has its terminal end 66 securely bonded to a first element of the assembly, i.e., to dielectric sheet 34 by terminal structures 66,82,56 and 44.
  • Each lead also has its second end 68 securely bonded to a second element of the assembly, namely, wafer 86.
  • the tip end 68 of each lead is offset from the terminal end 66 of the lead in a first horizontal direction parallel to the bottom surface 37 of sheet 34, i.e., the direction D 1 from left to right as seen in Fig. 14.
  • the same direction D 1 is also indicated in the bottom plan view of the leads (Fig. 8). D 1 is uniform over the entire component. That is, all of the tip ends are offset from their respective terminal ends in the same direction.
  • platen 98 is removed and replaced by a metallic vacuum platen 105 having holes 107 extending through it. Vacuum is again applied through platens 105 and 94, thereby holding connection component 84 including dielectric sheet 34 and the wafer 86 firmly against the platens. The platens are then moved relative to one another by moving one or both of the platens so that platen 94 and hence the chip or second element 86 moves vertically, away from platen 105 and away from the dielectric sheet or first element 34, in the direction indicated by the arrow V 1 .
  • platen 94 and the wafer or second element 86 are moved horizontally relative to platen 105 and the sheet or first element 34 in a horizontal direction D 2 , to the left as seen in Fig. 15.
  • the horizontal component of motion of the second element or wafer 86, contacts 94 and tip ends 68 bonded thereto is in a second direction D 2 , opposite to the first or original offset direction D 1 .
  • the second element 86 and the tip ends 68 of the leads describe an arcuate path A 2 relative to the first element or sheet 34 and relative to the terminal ends 66 of the leads.
  • the vertical movement typically is about 100 - 500 microns, and the horizontal movement is approximately equal to the vertical movement.
  • the same motion can be restated in terms of a description of the movement of the first element or sheet 34 and terminal ends 66 relative to the second element or wafer 86 and tip ends 68.
  • the first element moves horizontally relative to the second element in the original offset direction D 1 and simultaneously moves vertically away from the second element, so that the first element describes an arcuate path A 1 relative to the second element.
  • the net effect of the relative movement of the two elements is to move the tip end 68 of each lead horizontally towards the terminal end 66 of the same lead and vertically away from the terminal end of the lead, thus forming each lead into a vertically extensive, generally S-shaped and curved structure as illustrated in Fig. 15.
  • each S-shaped structure includes a first bight 111 adjacent the terminal end 66 of the lead and hence adjacent the first element or connector body 34 and a second bight 113 adjacent the tip end of the lead and hence adjacent the contact 94 and the second element or wafer 86.
  • Bight 113 is curved in the opposite direction from bight 111.
  • the tip ends 68 are detached from the bottom surface 37 of the dielectric sheet.
  • the copper buttons 80 release readily.
  • the force required to deform all of the leads is applied by the atmospheric pressure between the bottom surface 37 of sheet 34 and the top surface 92 of wafer 86. Although the force required for bending each lead will vary with the exact dimensions of the leads, a reasonable value for estimating the forces required is about 2g per lead.
  • the force available from atmospheric pressure is simply the product of standard atmospheric pressure and the area of the wafer or component. Where the available force from atmospheric pressure is not sufficient, the wafer 86 and the sheet 34 can be temporarily bonded to the platens by temporary bonding agents such as a wax.
  • a gas or other fluid under superatmospheric pressure may be introduced between sheet 34 and wafer 86 to increase the forces engaging these elements with the platens and thereby increase the force available to bend the leads.
  • a flowable, curable dielectric material 108 is injected into the space between the dielectric sheet 34 and the wafer.
  • the bottom surface 37 of the connector body or dielectric sheet 34 is substantially free of perforations other than the perforations occupied by the terminal structures, such as via liners 56. Therefore, the flowable material is constrained between the connector body of dielectric sheet 34 and wafer 86, and does not cover the terminal features 44 on the top surface of the dielectric sheet.
  • the flowable material in its uncured condition has a very low viscosity, and also tends to wet the materials of the sheet and wafer so that it effectively fills all of the spaces between the sheet and wafer, penetrating between all of the leads 60.
  • Dielectric material 108 is selected so that it will form a compliant material such as an elastomer upon cure. Suitable materials include curable silicone such as that sold under the trademark DOW 577 SILICONE by the Dow Corning Corporation of Midland, Michigan and other curable silicones available from Shin-Etsu Silicones of America, Inc.
  • the flowable material may be injected under external pressure or else may be injected without external pressure and allowed to fill the space only by capillary action.
  • the same After injecting the flowable material, the same is cured in place. Depending upon the formulation of the flowable material, such curing may take place spontaneously at room temperature or else may require exposure to heat or radiant energy.
  • a typical cure cycle for the aforementioned silicone materials requires about 160oC for about 20 minutes.
  • solder balls 116 are then attached on terminals 44 using a solder ball application technique similar to that applied in conventional flip chip bonding.
  • Each solder ball 116 may include a spherical core 112 desirably formed from a copper or copper alloy and a coating 114 of a solder such as a lead-tin solder.
  • the solder balls may include a 200 micron diameter spherical core 112 with a 50 micron thick layer 112 of 63 percent lead - 37 percent tin solder.
  • a molybdenum sheet (not shown) having holes in a pattern corresponding to the pattern of terminals 44 is applied in registration with the terminals and solder balls are positioned in the holes of the sheet. Each ball is thus aligned with one terminal 44, and an appropriate flux is applied.
  • the entire assembly is heated to a temperature sufficient to melt the solder, as, for example, about 220oC for about 40 seconds.
  • the solder flows and bonds to the terminals 44 as illustrated in Figs. 17.
  • the flux used in soldering is then cleaned from the assembly.
  • wafer 86, dielectric sheet 34 and the compliant layer 108 are simultaneously severed by sawing along lines 43 (Fig. 12) between the various regions of the dielectric sheet. These lines are in registration with the lines of demarcation between the chips 88 constituting wafer 86.
  • the severing operation thus yields individual units as depicted in Fig. 18, each incorporating one region 41 of the dielectric sheet 34, a portion of layer 108 and one chip 88 of the wafer 86.
  • the terminals and solder balls 44 and 116 on each region are disposed in a grid having pitch substantially equal to the pitch of the contacts on the chip.
  • the entire unit has surface area, in the horizontal plane, no larger than that of the chip itself.
  • Each unit can then be tested individually by engaging the terminals and solder balls of the entire unit simultaneously with temporary contacts or probes on a test fixture, as by engaging the test fixture and the unit with one another under pressure.
  • the compliance of the dielectric material and flexure of sheet 34 and 108 aid reliable, simultaneous engagement with the test fixture.
  • the same procedure can be used for prolonged test operation, commonly referred to as "burn-in".
  • the unit may be permanently mounted to a substrate such as a circuit panel or chip package by engaging the solder balls with contact pads on the substrate and heating the assemblage to reflow the solder.
  • the soldering techniques per se may be similar to those used in soldering, flip-chip or surface mount assemblies.
  • each of the solder balls on the unit may be positioned on a pad of solder paste comprising solder particles dispersed in flux, as commonly used in surface mount attachments. Because the unit is as compact as the original chip, it may be placed close to other chips to form a very compact circuit assembly. After assembly, the unit provides substantial advantages in operation.
  • the flexible leads 60, flexible sheet 34 and flexible, compliant material 108 permit each terminal 44 and the associated solder ball 116 to move relative to the associated terminal 94 of the chip. This flexibility allows for differential thermal expansion and contraction of the chip and the associated circuit panel or substrate without applying appreciable stresses to the solder joints.
  • a connection component has a structure similar to that described above but incorporates a reinforcing sheet 57 (Fig. 19) overlying the dielectric sheet 34 and hence overlying the terminals 44' and potential plane layer 48' on the top surface of the dielectric sheet.
  • the reinforcing layer extends over the entire surface of the dielectric sheet.
  • Both the dielectric sheet and the reinforcing layer desirably are fastened to a ring-like frame (not shown) similar to the ring-like frame 32 discussed above with reference to Fig. 1.
  • Reinforcing layer 57 desirably is installed after formation of the features on the top surface, such as the terminals 44, layer 48 and associated vias and via liners.
  • Layer 57 may be bonded to the dielectric sheet and to the other structures thereon by a releasable adhesive.
  • the reinforcing layer may be installed before formation of leads 60' and associated features on the bottom surface 37' of the sheet.
  • the reinforcing layer has a coefficient of thermal expansion substantially equal to that of the wafer.
  • Molybdenum is a preferred reinforcing sheet material for use with silicon wafers.
  • the reinforcing layer desirably is in the form of a relatively thin sheet or foil, preferably between about 25 microns and about 250 microns thick.
  • the reinforcing layer resists stretching and distortion of the dielectric sheet and thus aids in maintaining precise registration between the tip ends of the leads and the contacts on the wafer.
  • the reinforcing layer may also be provided with apertures (not shown) at the areas where the sheet has fiducial marks, so that the fiducial marks can be seen.
  • the reinforcing layer is removed after assembly to the wafer, as by deactivating heating to deactivate the adhesive.
  • the reinforcing layer may be provided as a permanent layer embedded within the dielectric layer. Such a permanent layer has apertures in alignment with the terminals so that the vias extend through the apertures.
  • connection component can be fabricated with a lesser number of regions, and can be applied to only a part of a wafer. Also chips may be severed from the wafer to provide individual chips prior to bonding with the component. Thus, the step of bonding the tip ends of the leads may be performed with one chip at a time.
  • connection components can be fabricated as individual units, each having one chip-size region of the dielectric sheet and each including the leads required to make the connections on a single chip. These individual components may be entirely separate from one another or else may be provided as a semicontinuous tape or sheet for sequential bonding with individual chips.
  • the individual chip and the individual portion of the dielectric film are moved relative to one another in the manner described above so as to the form the leads after bonding.
  • processing single-chip-size units or small multichip units facilitates registration of the tip ends of the leads with the contacts on the chip, and minimizes losses in the event of difficulties during the process.
  • microelectronic components other than semiconductor wafers or chips can be attached to the connection component and used in the lead-forming process.
  • circuit panels or modules having contacts thereon can be attached to the connection component in substantially the same way as the wafers and chips discussed above.
  • connection component is illustrated in Fig. 20.
  • the structure according to this variant includes a dielectric sheet 134 with terminals 144 on a top surface 135 of the sheet.
  • Leads 160 including elongated strip-like structures 170 extend beneath the bottom surface 137 of the dielectric sheet.
  • Each lead includes a terminal end 166 with a terminal end structure extending through the dielectric sheet 134, from the bottom surface to the top surface and merging with the associated terminal 144.
  • These elements may be similar to those discussed above with reference to Figs. 1-19.
  • each strip-like lead section 170 may be spaced apart from dielectric sheet 134 and may be attached to the dielectric sheet only by the terminal end structure and by a point attachment at the tip end 168 of the lead.
  • the component of Fig. 20 further includes a positioner sheet 180 formed from a soluble sheet-like material such as a styrene polymer or copolymer.
  • Each lead has a tip end structure 181 such as a blind via extending through positioner sheet 180 and terminating in an outwardly flaring head on the bottom side 182 of the positioner sheet, i.e., on the side of the positioner sheet remote from the leads and remote from dielectric or top sheet 134.
  • the tip end 168 of each lead is offset from the terminal end 161 in a first horizontal direction D 1 .
  • dielectric sheet 134 and positioner sheet 180 are engaged with platens 198 and 199 respectively.
  • the platens are moved relative to one another so that platen 199, positioner sheet 180 and hence the tip ends 168 of the leads move relative to the dielectric sheet 134 and the terminal ends 166 of the leads in an arcuate motion to the position illustrated in Fig. 21.
  • the positioner sheet and hence the tip ends of the leads move relative to the terminal ends of the leads in a second horizontal direction opposite to first direction D 1 and also move vertically downwardly, away from the dielectric sheet 134 and the terminal ends 166.
  • each tip end moves horizontally towards the associated terminal end but vertically away from the terminal end, so that the leads are deformed to a vertically extensive S-shaped, curved condition.
  • all of the S-shaped leads are curved normal to the major surfaces of the ribbons constituting the leads.
  • the S-shaped leads extend parallel to one another.
  • a flowable, curable dielectric material 118 is introduced between the sheets 134 and 180 and cured in substantially the same way as discussed above, whereupon the component is removed from the platens.
  • positioner sheet 180 is removed, preferably by exposure to a solvent, leaving the bottom surface 119 of the dielectric layer exposed.
  • the dielectric support layer 118 surrounds and supports the leads 160.
  • Each of the tip end structures 181 is exposed at the bottom surface of the dielectric support layer.
  • An electrically conductive bending material 170 is applied on the tip end structures 181 and a layer of a curable, dielectric adhesive 173 is applied over the bottom surface 118 of the dielectric support layer 119.
  • the adhesive may be a so-called snap-cure adhesive having an activation temperature above room temperature but below the temperatures which would be damaging to other components of the assembly.
  • One suitable solvent-free, snap-cure adhesive is sold under the trademark ABLEBOND 967-3 by the Ablestick Electronics Materials and Adhesives Company of Rancho Dominguez, California.
  • Conductive bonding material 170 may be a eutectic bonding material as discussed above, and may be provided with a thin layer of gold to inhibit oxidation. The connection component is now ready for use.
  • the bottom surface 119 of the dielectric support layer is juxtaposed with the contact-bearing surface 200 of a semiconductor chip, wafer or other microelectronic element 202, so that the tip ends 168 of the leads, and hence the tip structures 181 and conductive bonding materials 170 are in registration with contacts 204 and the assemblage is then subjected to heat and pressure so as to engage the bottom surface of the support layer 118 with the contact-bearing surface 200 and engage the lead tip ends with the contacts.
  • connection component can be fabricated as a large component for simultaneous attachment to all of the chips in a single wafer, followed by severance of the chips from the wafer and portions of the dielectric sheet from one another so as to form individual units.
  • the connection component can be fabricated in a single-chip size, and attached to a single chip after severance of the chip from the wafer.
  • positioner sheet 180 may be left in place as a part of the final component.
  • the positioner sheet 180 preferably is formed from a flexible dielectric material similar to that used for top sheet 134.
  • the positioner sheet may be provided with a coating of adhesive on its bottom surface so as to promote formation of a void-free interface between the positioner sheet and the chip or other microelectronic component.
  • the first element bearing the terminal ends of the leads may itself be a thick, rigid substrate, with internal conductors connected to the terminal ends of the leads. In such an arrangement, the microelectronic element or chip is connected directly to the substrate through the leads, and the microelectronic element is moved relative to the substrate in the lead framing forming step.
  • the flowable dielectric material used to form a compliant layer between the dielectric sheet or connector body and the tip or microelectronic element can be omitted. This leaves the dielectric sheet or connector body resiliently supported above the chip or microelectronic element by the leads themselves.
  • the second element used to move the tip ends of the leads may be a tool, such as a platen-like structure, temporarily engaged with or bonded to the tip ends. Such tool may be disengaged from the tip ends after the lead moving step.
  • the terminals on the component need not be attached to a substrate by soldering.
  • Other methods such as eutectic bonding, diffusion bonding, and physical engagement of the terminals with contact pads, socket elements or the like can be used.
  • the configuration of the terminals may be varied to suit these methods.
  • Eutectic bonding materials other than the preferred gold-tin compositions can be employed.
  • gold can form eutectic compositions with germanium, silicon, tin or combinations thereof.
  • the tip ends of the leads can be attached to contacts on the wafer or other microelectronic component by methods other than eutectic bonding as, for example, by diffusion bonding without formation of a liquid phase or by using a solder or metal-bearing polymeric composition.
  • Bonding materials can be applied by methods other than plating as, for example, by dipping the lead tip ends, by silk screening, or by application of a paste.
  • the conductive bonding material may be provided on the contacts of the microelectronic element, rather than on the lead tip ends.
  • bonding methods which do not require a distinct bonding material may be employed. Examples of such bonding methods are such as thermosonic and thermocompression bonding of the lead tip ends to the contacts.
  • Materials other than gold, such as silver, copper and brass may be employed for the leads.
  • Metals other than copper and nickel can be used in the terminals, conductive layer and via liners.
  • each lead 260 may have a terminal end 266 attached to a terminal structure 256 protruding upwardly through the dielectric sheet or connector body (not shown) and may also have a tip end 268 having bonding material 272 or other suitable provision for bonding the tip end to a contact.
  • the structure of Fig. 23 includes a curved strip 270 connecting the tip end 268 and the terminal end 266 of the lead. In the initial, undeformed condition of the lead shown in solid lines in Fig. 23, the tip end, terminal end and strip 270 are all substantially coplanar, and lie at or close to the bottom surface of the connector body.
  • the tip ends 268 are bonded to contacts on a microelectronic element such as a wafer, chip or the like.
  • the microelectronic element is then moved, relative to the connector body or dielectric sheet, and hence relative to the terminal ends 266 of the leads, in a downward, straight-line vertical motion.
  • This causes the terminal ends 268 to move in a similar unidirectional vertical motion downwardly away from the first element or dielectric sheet.
  • the direction of relative motion is indicated by the arrow V 1 ' in Fig. 23.
  • the downward displacement of the tip end tends to straighten the initially curved strip 270 as schematically indicated in broken lines at 270'.
  • the leads are straighter than the S-shaped leads discussed above.
  • the leads do not become entirely straight during the movement process, so that the leads do not tend to pull the tip ends and terminal ends away from the sheet or microelectronic element.
  • Processes using initially curved strips can also incorporate the compound motion as discussed above with reference to Fig. 15.
  • the curved strip 270 as well, if the relative motion includes a movement of the second element and tip ends 268 in the horizontal direction D 2 ' towards the terminal ends 266, the curved strip 270 can be formed into a curved shape 270".
  • each curved lead in its initial, undeformed state, may include an S-shaped strip 370 extending along the bottom surface 337 of the dielectric sheet (Fig. 24) for connector body, between the terminal ends 366 and tip end 368 of each lead.
  • the S-shaped lead structures may be nested in the manner illustrated in Fig. 24, with the terminal ends 366 disposed in rows and the tip ends 368 disposed in similar but offset rows.
  • the curved leads may include generally U-shaped structures 380 having a single bight between the terminal end 382 and tip end 384 of each lead. Structures with plural bights can also be employed.
  • each lead is not held in position by a button or other bonding structure underlying the tip end. Rather, the tip end of each lead is connected through a frangible element 471 to the terminal end 466 of the next adjacent lead.
  • the frangible element thus retains each tip end 468 in position, adjacent the bottom surface 437 of the connector body or dielectric sheet.
  • Frangible element 471 may be formed as a continuation of the strip 470 constituting the lead itself, with V-shaped notches 473 extending into the strip from opposite sides thereof.
  • the tip ends 468 are bonded to the contacts of a chip or other microelectronic element in the same manner as discussed above, as by activating electrically conductive bonding material 472 on the tip ends.
  • the microelectronic element is moved relative to the connector body or dielectric sheet in the same manner as discussed above, so that the tip end 468 of each lead moves vertically away from the body and away from the terminal ends 466, and so that the tip end also moves towards the associated terminal end. This action breaks the frangible element 471 and hence releases each tip end from its connection to the next terminal end.
  • Configurations for frangible leads are disclosed, for example, in PCT Publication WO9403036 published February 3, 1994 (Application No. US93/06930). The disclosure of such PCT Publication, insofar as it describes frangible structures in leads, is hereby incorporated by reference herein.
  • the terminal end 568 of each lead is not provided with a bulge, but instead constitutes a continuation of the strip 570 forming the lead.
  • the tip end 568 of the lead is again connected to the terminal end 566 of the next adjacent lead by a frangible section 571.
  • the dielectric sheet or connector body 534 has holes 569 aligned with the terminal ends 568 of the leads.
  • the bonding procedure used with this component employs a bonding tool 593.
  • a tool 593 is advanced through holes 569 and engaged with the tip end 568 of each lead in succession so as to bond the tip ends to the contacts.
  • the microelectronic element or chip 586 is moved relative to the dielectric sheet or connector body 534 in the same manner as discussed above. Once again, this movement breaks the frangible section 571 between the tip end of each lead and the terminal end 566 of the adjacent lead, thus releasing the tip ends and allowing the leads to bend away from the dielectric sheet or connector body 534 in the same manner as described above.
  • holes 569 may be closed by application of a further film or sheet on the top surface of the dielectric layer.
  • a wafer, chip or other microelectronic element 686 may itself be provided with leads 660 extending on or over the contact bearing surface 692 of the wafer.
  • the fixed or terminal end 666 of each lead may be permanently connected to the contacts 694 of the chip or wafer and hence permanently connected to the internal circuitry of the chip or wafer, schematically indicated at 695.
  • the tip end 668 of each lead may be detachably secured to the top surface of the chip or wafer, as by a small, loosely adhering button 680, similar to those discussed above.
  • the tip end may optionally be provided with bonding material 672.
  • Such a structure may be fabricated in substantially the same way as the lead structures discussed above.
  • the contact bearing surface 692 of the chip may be provided with a coating 693 of a polyimide or other dielectric material to protect the chip itself during the lead-forming process. This coating may remain in place in the finished assembly.
  • the lead-bearing chip or wafer of Fig. 29 can be assembled to a connector body 634 having terminal 644 on its bottom surface 637. Each terminal 644 is being connected to internal circuit elements or conductors 645. Each terminal 644 may also be connected to a structure 646 on the top surface of the connector body. Structures 646 are adapted for connection to an external substrate as, for example, by a solder ball process as discussed above. The bonding procedure is substantially the same as that discussed above. Here again, after bonding the two elements are move vertically from one another and desirably also move horizontally, so as to form the desired curved lead structures.
  • an assembly according to a further embodiment of the invention may include a plurality of microelectronic elements such as a plurality of chips 701, 702 and 703. These elements may be physically attached to a common support or heat sink 704 so that the contact bearing surfaces 705, 706 and 707 are disposed generally coplanar with one another. If the chips are of different thicknesses, sink 704 may have chip mounting surfaces at different heights.
  • the microelectronic elements are disposed at preselected horizontal locations relative to one another. That is, the contact arrays of the various chips are disposed at predetermined locations relative to one another.
  • the connector body 734 used with these elements may have numerous terminals 744 thereon.
  • Terminals 744 desirably are disposed in arrays corresponding to the arrays of contacts on the various chips or microelectronic elements.
  • the terminals 644 are also adapted for connection to an external substrate (not shown).
  • Numerous S-shaped leads 760 are formed between the terminal 744 and the contacts on the chips by a process as described above.
  • connector body 734 may be juxtaposed with the assemblage of chips 701, 702 and 703, and the tip ends of the leads on the connector body may be bonded to the contacts on the plural chips simultaneously, whereupon the assemblage of chips is moved relative to the connector body 734.
  • chips 701, 702 and 703 may themselves have leads thereon as discussed above with reference to Fig.
  • the connector body 734 has conductors 745 interconnecting various terminals 744 and thus interconnecting the various chips or microelectronic elements with one another to form a multichip module.
  • Conductors 745 are represented only schematically in Fig. 30. In actual practice, the conductors may include numerous conductors arranged in multiple layers and may also include conductors on the top and bottom surfaces of the connector body 734 itself.
  • each chip 701, 702 and 703 may be independently aligned with the conrector body 734 and bonded to tip ends 768 of the leads 760, before the support or heat sink 704 is bonded to the chips.
  • the microelectronic elements connected by the structures and methods according to the present invention need not include the chips themselves.
  • the microelectronic element itself may be a circuit panel or interconnection module such as a rigid printed wiring board, a ceramic module or a metal core wiring layer.
  • the leads used to connect elements of this nature typically are larger than the leads used to connect to chips or wafers.
  • the leads used for direct connection to circuit panels desirably are formed from a ribbon-like structure between about 10 microns and about 35 microns thick and between about 500 microns and about 2500 microns long.
  • the ribbons desirably are formed from copper alloy rather than from gold.
  • the present invention is applicable in fabrication of electronic assemblies.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Superconductors And Manufacturing Methods Therefor (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)

Abstract

A microelectronic connection component includes a support such as a dielectric sheet having elongated leads extending along a surface. The leads have terminal ends permanently connected to the support and tip ends releasably connected to the support. The support is juxtaposed with a further element such as a semiconductor chip or wafer, and tip ends of the leads are bonded to contacts on the wafer using a bonding tool advanced through holes in the support. After bonding, the support and the further element are moved away from one another so as to deform the leads.

Description

    TECHNICAL FIELD
  • The present invention relates to mounting and connection devices and techniques for use with microelectronic elements such as semiconductor chips.
    • BACKGROUND ART
  • Complex microelectronic devices such as modern semiconductor chips require numerous connections to other electronic components. For example, a complex microprocessor chip may require many hundreds of connections to external devices.
  • Semiconductor chips commonly have been connected to electrical traces on mounting substrates by one of three methods: wire bonding, tape automated bonding, and flip-chip bonding. In wire bonding, the chip is positioned on a substrate with a bottom or back surface of the chip abutting the substrate and with the contact-bearing front or top surface of the chip facing upwardly, away from the substrate. Individual gold or aluminum wires are connected between the contacts on the chip and pads on the substrate. In tape automated bonding a flexible dielectric tape with a prefabricated array of leads thereon is positioned over the chip and substrate and the individual leads are bonded to the contacts on the chip and to pads on the substrate. In both wire bonding and conventional tape automated bonding, the pads on the substrate are arranged outside of the area covered by the chip, so that the wires or leads fan out from the chip to the surrounding pads. The area covered by the subassembly as a whole is considerably larger than the area covered by the chip. This makes the entire assembly substantially larger than it otherwise would be. Because the speed with which a microelectronic assembly can operate is inversely related to its size, this presents a serious drawback. Moreover, the wire bonding and tape automated bonding approaches are generally most workable with chips having contacts disposed in rows extending along the periphery of the chip. They generally do not lend themselves to use with chips having contacts disposed in a so-called area array, i.e., a grid-like pattern covering all or a substantial portion of the chip front surface.
  • In the flip-chip mounting technique, the contact bearing surface of the chip faces towards the substrate. Each contact on the chip is joined by a solder bond tc the corresponding pad on the substrate, as by positioning solder balls on the substrate or chip, juxtaposing the chip with the substrate in the front-face-down orientation and momentarily melting or reflowing the solder. The flip-chip technique yields a compact assembly, which occupies an area of the substrate no larger than the area of the chip itself. However, flip-chip assemblies suffer from significant problems with thermal stress. The solder bonds between the chip contacts and substrate are substantially rigid. Changes in the size of the chip and of the substrate due to thermal expansion and contraction in service create substantial stresses in these rigid bonds, which in turn can lead to fatigue failure of the bonds. Moreover, it is difficult to test the chip before attaching it to the substrate, and hence difficult to maintain the required outgoing quality level in the finished assembly, particularly where the assembly includes numerous chips.
  • Numerous attempts have been made to solve the foregoing problem. Useful solutions are disclosed in commonly assigned United States Patents 5,148,265 and 5,148,266. Preferred embodiments of the structures disclosed in these patents incorporate flexible, sheet-like structures referred to as "interposers" or "chip carriers". The preferred chip carriers have a plurality of terminals disposed on a flexible, sheet-like top layer. In use, the interposer is disposed on the front or contact bearing surface of the chip with the terminals facing upwardly, away from the chip. The terminals are then connected to the contacts of the chip. Most preferably, this connection is made by bonding prefabricated leads on the interposer to the chip contacts, using a tool engaged with the lead. The completed assembly is then connected to a substrate, as by bonding the terminals of the chip carrier to the substrate. Because the leads and the dielectric layer of the chip carrier are flexible, the terminals on the chip carrier can move relative to the contacts on the chip without imposing significant stresses on the bonds between the leads and the chip, or on the bonds between the terminals and the substrate. Thus, the assembly can compensate for thermal effects. Moreover, the assembly most preferably includes a compliant layer disposed between the terminals on the chip carrier and the face of the chip itself as, for example, an elastomeric layer incorporated in the chip carrier and disposed between the dielectric layer of the chip carrier and the chip. Such a compliant structure permits displacement of the individual terminals independently towards the chip. This permits effective engagement between the subassembly and a test fixture. Thus, a test fixture incorporating numerous electrical contacts can be engaged with all of the terminals in the subassembly despite minor variations in the height of the terminals. The subassembly can be tested before it is bonded to a substrate so as to provide a tested, known, good part to the substrate assembly operation. This in turn provides very substantial economic and quality advantages.
  • Copending, commonly assigned United States Patent Application 08/190,779 describes a further improvement. Components according to preferred embodiments of the '779 application use a flexible, dielectric top sheet having top and bottom surfaces. A plurality of terminals are mounted on the top sheet. A support layer is disposed underneath the top sheet, the support layer having a bottom surface remote from the top sheet. A plurality of electrically conductive, elongated leads are connected to the terminals on the top sheet and extend generally side by side downwardly from the terminals through the support layer. Each lead has a lower end at the bottom surface of the support layer. The lower ends of the leads have conductive bonding materials as, for example, eutectic bonding metals. The support layer surrounds and supports the leads.
  • Components of this type can be connected to microelectronic elements such as semiconductor chips or wafers by juxtaposing the bottom surface of the support layer with the contact-bearing surface of the chip so as to bring the lower ends of the leads into engagement with the contacts on the chip, and then subjecting the assembly to elevated temperature and pressure conditions. All of the lower ends of the leads bond to the contacts on the chip substantially simultaneously. The bonded leads connect the terminals of the top sheet with the contacts on the chip. The support layer desirably is either formed from a relatively low-modulus, compliant material, or else is removed and replaced after the lead bonding step with such a compliant material. In the finished assembly, the terminals desirably are movable with respect to the chip to permit testing and to compensate for thermal effects. However, the components and methods of the '779 application provide further advantages, including the ability to make all of the bonds to the chip or other component in a single lamination-like process step. The components and methods of the '779 application are especially advantageous when used with chips or other microelectronic elements having contacts disposed in an area array.
  • Document US-A-5 086 337 discloses an electronic assembly in which flexible connector leads are arranged between a chip and a substrate in order to improve thermal compliance of the assembly. The assembly of US-A-5 086 337 is made by fixing one end of a flat spiral-shaped connector lead to a substrate electrode and then connecting the other end of the connector lead to a chip electrode. An degree of relative movement between the chip and the substrate due, for example, to differential thermal expansion or shrinkage is possible without breaking the connection.
  • Despite these and other advances in the art, there are still needs for further improvements.
    • SUMMARY OF THE INVENTION
  • One aspect of the present invention provides methods of making microelectronic lead arrays. A method according to this aspect of the present invention includes the steps of providing a first element having a first surface with a plurality of elongated, flexible leads extending along the first surface, each such lead having a terminal end attached to the first element and a tip end offset from the terminal end in a preselected, first horizontal direction parallel to the first surface. The method also includes the step of simultaneously forming all of the leads by moving all of the tip ends of the leads relative to the terminal ends thereof and relative to the first element so as to bend the tip ends away from the first element. The tip ends are moved through a preselected displacement, to thereby deform all of the leads simultaneously in a predetermined manner.
  • The tip ends of the leads are releasably secured to the first element and the tip ends of the leads are detached from the first element during the moving step. The tip ends of all the leads are attached to a second element, and the step of moving the tip ends of the lead relative to the terminal ends of the leads includes the step of moving the second element relative to the first element. In one preferred arrangement, the second element may be moved, relative to the first element, in a second horizontal direction opposite to the first horizontal direction, i.e., opposite to the terminal end to tip end direction of the leads. The second element preferably also moves in a downward vertical direction, away from the first element, simultaneously with the horizontal movement. The net effect is to move the tip end of each lead horizontally towards its own terminal end and vertically away from the terminal end, thereby deforming the leads towards formed positions in which the leads extend generally vertically downwardly, away from the first element. In another preferred arrangement, the leads are initially curved in horizontal directions parallel to the surfaces of the first and second elements, and the first and second elements move vertically away from one another. This movement partially straightens the horizontal curvature while bending the leads to a vertically-extending curved configuration.
  • Methods according to this aspect of the present invention also include the step of injecting a flowable, desirably compliant dielectric material around the leads and then curing the flowable material so as to form a dielectric support layer around the leads. Most preferably, the first element is a flexible, dielectric top sheet having terminal structures extending therethrough at the terminal ends of the leads.
  • According to a particularly preferred arrangement, the second element is itself a microelectronic element such as a semiconductor chip or wafer. In this arrangement, the step of attaching the tip ends of the leads to the second element includes the step of bonding the tip ends of the leads to the contacts on the chip or other microelectronic element. This step desirably is performed while the leads are in their initial, undeformed positions. Thus, all of the tip ends are bonded simultaneously to all of the contacts on the microelectronic element. Because the leads are in their initial, undeformed positions when bonded to the contacts, the tip positions of the lead tips are well controlled at this stage. This facilitates registration of the lead tips with the contacts. Further, the process lends itself to application of substantial forces between the lead tips and the contacts.
  • When the first element is a flexible dielectric sheet having terminals thereon, and the second element is a microelectronic element such as a chip or wafer, a compliant dielectric support layer may be introduced into the space between the microelectronic element and the dielectric sheet after the moving step. The resulting assembly has terminals electrically connected to the microelectronic element by the flexible leads but readily movable relative to the microelectronic-element in directions parallel to the face of the microelectronic element, as well as in directions towards the microelectronic element. The resulting assembly can be tested readily by engagement with a test probe and can also be assembled readily to a larger substrate. The movability of the terminals will provide compensation for differences in thermal expansion and contraction of the chip and the substrate to which it is mounted. In a variant of this process, the first element is the microelectronic element, such as a chip or wafer. Thus, the chip or wafer initally has the leads extending along its surface, with the terminal ends of the leads secured to contacts on the chip and the tip ends releasably attached to the wafer surface. In this variant, the second element desirably includes a flexible dielectric sheet with contact structures thereon. The tip ends of the leads are attached to the contact structures before moving the dielectric sheet and the microelectronic element relative to one another.
  • In a particularly preferred arrangement, one element is a multi-chip unit such as a wafer incorporating a plurality of semiconductor chips having contacts thereon and the other element or sheet extends over a plurality of these chips. Thus, the first element or sheet includes a plurality of regions, one such region corresponding to each such chip. Where the second element is a wafer, the step of attaching the tip ends of the leads to the second element preferably includes the step of bonding the tip ends of leads in a plurality of such regions, and desirably in all of such regions, to the contacts on the corresponding chips simultaneously so that each such region is connected to one chip. The method further includes the step of severing the chips from the multichip element or wafer and severing the regions from the sheet so as to form individual units, each including one chip and the associated region of the sheet. The method also includes the step of injecting a flowable dielectric material between the wafer and the sheet and curing the dielectric material to form a compliant dielectric support layer after the lead bonding step but before the severing step. The severing step thus includes the step of severing the dielectric support layer so that each unit formed in the severing step will include a portion of the dielectric support layer. Alternatively, the multi-chip unit may include an assembly of chips in the desired configuration for use, such as an assembly of chips mounted to a common heat sink or support, and the first element or sheet may include circuitry adapted to interconnect the plural chips. In this variant, the chips are not severed from one another.
  • Most preferably, the step of bonding the tip ends of the leads to the contacts of the microelectronic element includes the steps of aligning the top sheet or first element with the microelectronic element so that the tips are in registration with the contacts and biasing the sheet towards the microelectronic element while maintaining the registration. Thus, the sheet may be in engagement with a reinforcing structure during the bonding step to aid registration. The reinforcing structure may include a flexible but substantially inextensible foil such as a metallic foil bonded to the sheet. Alternatively or additionally, the reinforcing structure may include a substantially rigid ring having a central opening such that the sheet extends across the central opening and is held taut by the ring. The step of biasing the sheet.towards the contact bearing surface may include the step of applying fluid pressure, such as air pressure, to the top surface of the sheet either directly or through a diaphragm or bag so as to maintain uniform pressure over the entire surface of the sheet.
  • In alternative methods according to the invention, the forming process may be used to produce a component for subsequent attachment to a microelectronic element. In processes for making such a component, the second element may be a temporary, removable element as, for example, a sheet of a soluble polymer. This temporary element is removed after the support layer is formed, as by dissolving away the soluble sheet, leaving the tip ends of the leads exposed at the bottom surface of the support layer. Bonding material can be applied to the tip ends of the leads before or after the step of forming the dielectric support layer. The resulting component can be assembled to a chip or other microelectronic element by juxtaposing the exposed surface of the support layer with the contact bearing surface of the element and bonding the tip ends of the leads to the contacts of the chip or other element. After the component is connected to the chip or other element, the terminals on the flexible sheet are electrically connected to the contacts of the chip, but are movable with respect to the contacts both in directions parallel to the surface of the chip and towards the surface of the chip.
  • In a variant of this approach, the second element is a permanent, flexible dielectric sheet, initially positioned adjacent the first sheet. The tip end of each lead is provided with a conductive tip structure, such as a conductive post or via extending through the second dielectric sheet. In the lead-forming step, the second sheet moves away from the first sheet, and the flowable dielectric material is injected between the sheets. The tip structures may be provided with conductive bonding materials, and the resulting component may be connected to a microelectronic element by juxtaposing the surface of the second sheet with the contact-bearing surface of the microelectronic element.
  • A further aspect of the present invention provides a component for making a microelectronic connection including a first dielectric element having a first or bottom surface and a plurality of elongated flexible leads extending on the first or bottom surface of the first element. Each such lead has a terminal end secured to the first element and a tip end releasably secured to the first element so that the tip end is movable away from the first element. The tip end of each such lead preferably is offset from the terminal end of the lead in a first horizontal direction parallel to the first surface. Preferably, the dielectric first element is a sheet having a top or second surface opposite from the first surface, and the component also includes electrically conductive terminal structures extending through the sheet at the terminal ends of the leads. Each lead desirably has an electrically conductive bonding material at the tip end. Thus, the leads may include gold and the bonding material may include a metal selected to form a low-melting eutectic with gold, such as a metal selected from a group consisting of tin, germanium and silicon. The leads desirably are arranged in a regular, grid-like pattern at spacing intervals of less than about 1.25mm between corresponding features of adjacent leads. Desirably, each lead is between about 200 and about 1000 microns long, about 10 microns to about 25 microns thick and about 10 microns to about 50 microns wide. Components according to this aspect of the invention can be used in methods as discussed above.
  • Yet another aspect of the invention provides a microelectronic connector including a body such as a flexible dielectric sheet having a bottom surface, there being an area array of terminal structures mounted to the body and exposed on the bottom surface thereof. The connector according to this aspect of the invention includes a plurality of leads, each said lead extending away from said bottom surface, each said lead having a terminal end connected to one said terminal structure and a tip end remote from the terminal structure. The connector according to this aspect of the invention further includes a layer of a compliant dielectric material on said bottom surface of said body, said compliant layer having a bottom surface remote from said body. The compliant layer substantially surrounds and supports the leads. The tip ends of the leads protrude from the bottom surface of the compliant layer. Thus, the tip ends of the leads can be engaged with contacts on a microelectronic element by juxtaposing the contact-bearing surface of the microelectronic element with the bottom surface of the compliant layer. Each lead desirably has an electrically conductive bonding material at its tip end for joining the tip end to a contact. The leads may be generally S-shaped. Each lead may be formed from a ribbon of conductive material having oppositely-directed major surfaces, the ribbon being curved in directions normal to its major surfaces to form the s-shape or other curved configuration of the lead.
  • Yet another aspect of the invention provides a microelectronic assembly incorporating a microelectronic element having a front surface with an area array of contacts thereon. The assembly includes a connector body having a bottom surface facing toward said front surface of said microelectronic element but spaced therefrom. The connector body has an area array of terminal structures exposed on said bottom surface and overlying the array of contacts on the microelectronic element. The assembly includes curved flexible leads extending between the terminal structures and contacts. Here again, each flexible lead may be constituted by a metallic ribbon having oppositely-directed major surfaces, the ribbon being curved in directions normal to its major surfaces to form the S-shape.
  • Assemblies and connectors according to the last-said aspects of the invention can be fabricated readily by the preferred processes discussed above. Preferred assemblies and connectors according to these aspects of the invention provide compact, reliable connections for semiconductor chips and similar elements.
  • Yet another aspect of the invention includes a chip or wafer assembly including a chip or a wafer incorporating a plurality of chips, the chip or wafer having a first surface with electrical contacts thereon, the assembly further including a plurality of deformable leads, each lead having a fixed end permanently connected to one said contact and a tip end detachably secured to the first surface of the chip or wafer. Chip or wafer assemblies according to this aspect of the invention can be used in methods as discussed above.
  • The method according to the invention is claimed in appended claim 1. An assembly according to the invention is claimed in appended claim 41. Further preferred features of the invention are claimed in the appended subclaims.
  • These and other objects, features and advantages of the present invention will be more readily apparent from the detailed description of the preferred embodiments set forth below, taken in conjunction with the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
    • Figure 1 is a plan view of elements used in manufacture of a component according to one embodiment of the invention.
    • Figure 2 is a fragmentary schematic sectional view, on an enlarged scale, of one element depicted in Fig. 1.
    • Figure 3 is a fragmentary top plan view depicting portions of the element of Fig. 2 but at a later stage in manufacture.
    • Figures 4 through 7 are further fragmentary schematic sectional views similar to Fig. 2 but at progressively later stages during its manufacture.
    • Figure 8 is a fragmentary bottom plan view depicting portions of the elements shown in Figs. 1-7.
    • Figure 9 and 10 are further views similar to Fig. 2, depicting the elements at later stages of manufacture.
    • Figure 11 is a diagrammatic exploded view depicting the component of Figs. 1-10 together with additional components and apparatus used in an assembly process according to a further embodiment of the invention.
    • Figure 12 is a top plan view depicting a partially completed assembly after the process of Fig. 11.
    • Figures 13 through 17 are fragmentary sectional views similar to Fig. 10 but depicting the component together with a semiconductor chip at progressively later stages of the assembly process.
    • Figure 18 is a perspective view depicting the completed assembly.
    • Figure 19 is a fragmentary sectional view similar to Fig. 10 but depicting a component in accordance with another embodiment of the invention.
    • Figures 20 through 22 are fragmentary, sectional views depicting a component and process in accordance with further embodiments of the invention.
    • Figure 23 is a fragmentary, diagrammatic perspective view illustrating operation of a component in accordance with a further embodiment of the invention.
    • Figures 24 through 27 are fragmentary, diagrammatic plan views depicting components in accordance with a further embodiment of the invention.
    • Figure 28 is a fragmentary, schematic sectional view depicting a portion of an assembly process utilized with the component of Fig. 27.
    • Figure 29 is a fragmentary, diagrammatic, sectional view depicting components according to a further embodiment of the invention.
    • Figure 30 is a fragmentary, schematic elevational view of an assembly in accordance with yet a further embodiment of the invention.
    BEST MODE OF CARRYING OUT INVENTION
  • A process for manufacturing components according to one embodiment of the invention begins with a starting mutilayer sheet 30. Mutilayer sheet 30 includes a dielectric sheet 34 (Fig. 2), preferably formed from a polymer such polyimide or other known dimensionally stable polymeric films used in the semiconductor industry. Dielectric sheet 34 desirably is less than about 40 microns thick, more preferably between about 20 and about 30 microns thick and most preferably about 25 microns thick. A top layer 36 of electrolytically deposited copper covers the top surface 35 of dielectric sheet 34, whereas a similar bottom layer 38 covers the opposite, bottom surface 37 of the dielectric sheet. The copper layers may be about 5 to about 25 microns thick. In the starting condition illustrated in Figs. 1 and 2, these layers are continuous and substantially uniform over the entire extent of mutilayer sheet 30. The mutilayer sheet is stretched taut. While the mutilayer sheet is maintained in a taut condition, it is bonded to a ring-like, generally circular frame 32 so that the mutilayer sheet 30 stretches across the central opening of the frame. The mutilayer sheet is bonded to the frame using a suitable high temperature adhesive such as an epoxy resin film, preferably on the order of about 10 microns thick. Frame 32 is formed from a substantially rigid material having a coefficient of thermal expansion substantially equal to that of the semiconductor part with which the assemblage will be used in later steps. Typically, the semiconductor parts are formed from silicon, and hence the frame has a thermal coefficient of expansion substantially equal to that of silicon. Molybdenum is the preferred frame material.
  • In the next stage of the process, bottom layer 38 is completely masked by bottom resist 50 whereas top layer 36 is selectively masked in a pattern as shown in Fig. 3. The selective masking can be performed by a conventional technique of applying an electrophoretic resist, selectively exposing the areas to be covered by the resistor and heat curing and developing the resist to remove the uncured resist material. One suitable resist is sold under the designation "Eagle Electrophoretic Resist" by the Shippley Company of Wellesley, Massachusetts. A developer for this resist is available from the same source. The pattern includes a vast number of terminal-forming regions 40, typically tens or hundreds of thousands, arranged in a substantially regular pattern including one or more regular, rectilinear grids having a constant pitch PX in one direction and a constant, pitch PY in the other direction along the surface of the sheet. Typically, Py is equal to PX. As further discussed below, various regions of the sheet will ultimately be associated with individual chips in a wafer. The grids within each such region may be continuous with one another, or else may be separated from one another by spaces or interruptions in the grid pattern. The regions 41 are schematically depicted in Fig. 12 as separated from one another by visible borders 43. However, such visible borders are not always present. Each terminal-forming region 40 includes an annular mask region 42 defining the periphery of a ring 44 and a central mask region 46 defining a central hole within the ring. The rings 44 are unmasked. The remainder of the sheet is also unmasked so as to form a substantially continuous unmasked region 48 surrounding each of the terminal forming regions 40 and isolated from the ring 44 of each such region by the annular mask region 42 thereof. Continuous region 48 desirably extends over most or all of the entire sheet. At predetermined locations within the array, the terminal forming region has a modified configuration (not shown) in which the annular mask region 42 is interrupted or eliminated so as to leave the ring 44 connected to the continuous region 48. As further discussed below, these modified terminal forming regions will form potential plane terminals.
  • After the selective masking has been applied, the assembly is electroplated with an etch resistant metal such as a metal selected from the group consisting of nickel, gold and palladium, most preferably nickel. This plating may be about 1 to 3 microns thick, most preferably about 2 microns thick. The plated metal thus covers the ring 44 of each terminal-forming region 40 and also covers the continuous area 48. The resist is then stripped away using conventional resist removal techniques, leaving the top copper layer 36 exposed in annular areas 42 and center holes areas 46. The assembly is then subjected to etching using a conventional copper etching solution such as a CuCl etch. During this etching procedure, the etch resistant metal such as nickel previously deposited acts as a resist or etch stop, and protects copper layer 36. However, in center hole areas 46 and annular areas 42, the etch resistant metal is not present and the copper layer is removed, leaving a pattern as illustrated in Fig. 4, with continuous area 48 and ring areas 44 having copper and nickel and with the center hole areas 46 and annular areas 42 etched to expose the top surface 35 of the dielectric film 34. During this procedure, the bottom copper layer 38 is protected by a bottom resist 50.
  • In the next stage of the process, holes 52 are formed in dielectric film 34 within the center hole region 46 of each terminal region. The holes are formed by ablation using radiant energy such as excimer laser light, desirably at 308nm wavelength. A mask 54 with holes corresponding to the central holes 46 of the terminal regions is placed above the assemblage so that the holes in the mask are in registration with the central holes 46, and the radiant energy is directed through the holes of the mask. The mask is formed from a heat resistant material such as molybdenum. The mask absorbs most of the radiation. However, the copper and nickel rings 44 surrounding central holes 46 also act as masks, and limit ablation of the dielectric sheet to the regions within central holes 46.
  • In the next step of the process, the holes or vias 52 are lined with a layer of via liner 56 of copper using an electroless plating process. The electroless plating process may include seeding or pretreatment with a palladium salt or other deposition promoter, followed by exposure to the electroless plating solution itself. The copper layer 56 extends over the bottom of each hole 52, in contact with the bottom copper layer 38 and also extends over the top or upwardly facing surface of each ring 44. Thus, the copper forms a blind via liner connecting each ring 44 with the bottom copper layer 38. Desirably, the copper layer is about 10 microns thick. The bottom resist 50 remains in place during this process, and hence the copper is not deposited on the surface of bottom copper layer 38 facing away from sheet 34. At this stage of the process, the top surface has a plurality of ring-like terminal structures 44 on its top surface 35 and a blind via liner 56 extending through the dielectric sheet at the center of each such ring-like terminal structure. A substantially continuous electrically conductive copper potential plane 48 extends over the top surface of the sheet. Each ring-like terminal structure 44 is surrounded by this continuous layer 48 but electrically isolated therefrom by an annular region 42 (Fig. 3) substantially devoid of conductive material. However, the potential plane terminals (not shown) formed with the modified structure mentioned above have their ring-like terminal structures 44 electrically connected to continuous layer 48. The copper features on the top surface are then electroplated to a thickness of about 2 microns with nickel. The plating current is applied through bottom copper layer 38, and transmitted to the terminals 44 by the via liners 56. The plating current is applied to the potential plane through the potential plane terminals. A layer of gold, desirably about 0.5 microns thick, is electroplated over the nickel layer. The nickel and gold layers form protective, corrosion-resistant coverings on the copper surfaces and edges.
  • In the next stage of the process, bottom resist 50 is removed and a top resist 58 is applied over the entire top surface of the dielectric sheet 34, and hence over the ring structures 44 and continuous conductive region 48. The exposed bottom surface of the bottom copper layer 38 is patterned using a resist, photo exposure, curing and developing process similar to those discussed above so as to leave an array of generally dumbbell-shaped lead regions uncovered, and leaving the remainder of the bottom layer 38 covered by the resist. Individual leads 60 are formed in each region by electroplating a nickel layer 62, typically about 2 microns thick on bottom copper layer 38 and then electroplating a gold layer 64, typically about 5 to about 25 microns thick, desirably about 20 microns thick, on the nickel layer. The resist used to form leads 60 is then removed.
  • Each lead 60 includes a generally circular, terminal end bulge 66 (Fig. 8), a somewhat smaller, generally circular tip end bulge 68 and an elongated, relatively narrow strip 70 extending between these bulges. Leads 60 are disposed in a regular, rectilinear grid having the same pitch and arrangement as the grid of ring-like terminals 44 on the top surface. Thus, each circular bulge 66 is concentric with one terminal 44 on the top surface and with the associated via 56. In the next stage of the process, an electrically conductive bonding material is applied in spots 72 on the exposed surfaces on tip end regions 68 of the leads. One suitable bonding material includes a layer of tin 74, desirably about 10 microns thick and a gold antioxidant layer 76, desirably about 2 microns thick over the tin layer. Once again, a resist is coated over the exposed surfaces of the leads and photographically patterned and developed to provide holes in the resist at the desired spots for the bonding material. The electrically conductive bonding material in each spot 72 is applied by electroplating. As discussed further below, other bonding materials and deposition processes may also be employed.
  • In the next stage of the process, the top resist 58 is left in place and the bottom copper layer 38 is exposed to a sub-etching process using a CuCl etch solution. The gold layer 64 and nickel layer 62 are substantially unaffected by the etchant and act as etching masks. Bottom copper layer 38 is attacked in the exposed areas and also at the edges of the leads 60, i.e, at the edges of the gold and nickel layers. As the process proceeds, the copper layer is removed in the exposed areas and progressively removed beneath the leads 60. The extent of inward removal or undercutting from each edge of lead 60 .increases progressively with time. The process time is selected so that undercut regions starting from opposite edges of each strip 70 merge with one another, leaving each strip 70 separated from the dielectric sheet 34 by a gap 78. However, because the diameter Dtip of each tip end bulge 68 is larger than the width WS of strips 70, the etching or undercutting of the copper layer does not proceed all the way to the center of each tip end bulge 68. Rather, the etching process stops short of the center leaving a small, copper button 80 extending from the tip end bulge 68 to the bottom surface 37 of dielectric sheet 34. Button 80 desirably has a diameter substantially smaller than the diameter of tip end bulge 68. Desirably, the button diameter is less than about 50 microns, and hence the surface area of the button in contact with the lower surface 37 of the dielectric sheet 34 is very small. As the adhesion is directly related to the surface area of contact, the adhesion is only strong enough to retain the tip end of the lead against gravitational and acceleration forces in normal, gentle handling. The bond between the button 80 and the dielectric sheet can be broken readily in the process discussed below.
  • The etching process also undercuts inwardly from the periphery of each terminal in bulge 66 so as to form a substantially circular terminal end button 82 concentric with the terminal end bulge 66 of each lead. Each terminal end button 82 is also concentric with the associated via 56, and is metallurgically bonded to the via lining. The terminal end buttons 82 are also metallurgically bonded to the terminal end bulges 66 of the leads. Thus, each lead is provided with an electrically continuous, unitary, metallurgically bonded terminal end structure including the terminal end bulge 66, button 82, via liner 56 and ring-like terminal 44 extending through the dielectric sheet from the terminal end 66 of the lead to the top surface of the dielectric sheet. Each such terminal end structure firmly secures the terminal end 66 of the lead in place. Following these stages, the top resist 58 is removed and all of the metallic components, including the terminals or rings 44, via liners 56 and leads 60 are electrolessly plated with a thin covering of gold, desirably about 1 micron thick. This electroless gold layer coats all of the exposed metal surfaces and edges, including the edges and surfaces exposed by etching bottom copper layer 38.
  • The plating and etching steps used to form the other features also form fiducial marks including transparent metal free regions 83 schematically indicated in Fig. 12.
  • At this stage of the process, the component is complete. The dielectric sheet is still secured within frame 32 (Fig. 1), and the dielectric sheet 34 remains in a taut condition. Dielectric sheet 34 now constitutes a dielectric connector body. The component may be handled, shipped and stored in this condition, or else may be assembled immediately to a microelectronic element. The precise dimensions of the features in the component will depend upon the microelectronic element with which the component will be used. However, for presently popular contact pitch schemes, the following dimensions in Table I can be used (all dimensions in microns). TABLE I
    Pitch (Px, Py) 1000 500 300 200
    Inner diameter of ringlike terminals 44 (di) 100 100 75 50
    Outer Diameter (do) of terminals 250 250 150 100
    Thickness of Top Copper Layer 36 10 10 5 5
    Diameter of Terminal End Bulge 66 150 150 125 100
    Thickness of Bottom Copper
    Layer
    38 15 10 5 5
    Diameter of Tip End Bulge 68 (Dtip) 100 100 75 50
    Length (Ll) (Center of terminal end bulge 66 to center of tip end bulge 68) 1000 750 500 300
    Width of Strip 70 (WS) 35 25 20 15
  • In an attachment process according to a further embodiment of the invention, the completed component 84 made as discussed above, including the frame 32 and dielectric sheet or connector body 34 with the leads and terminals thereon is assembled with a semiconductor wafer 86 (Fig. 11). The wafer includes a large number of individual chip regions 88, each including the elements of a complete semiconductor chip. The individual chip regions correspond to the regions 41 of the component 84 (Fig. 12). Wafer 86 also has a vast number of contacts 90 on the top surface 92 of the chip (Fig. 13). Component 84 is disposed above the top surface of the wafer so that the lower surface 37 of the dielectric sheet 34 faces downwardly, towards the top surface of the chip. A perforated, chip engaging vacuum platen 94 is disposed beneath the wafer 86, and the wafer is held to the platen by vacuum applied through ports 96.
  • Component 84 is likewise held in engagement with a top platen 98. Top platen 98 includes a transparent plate 102 , preferably formed from quartz, surrounded by a metal ring 103. The connecting component is sealingly engaged with top platen, as by an O-ring (not shown) engaged between the circular frame 32 of the connection component 84 and ring 103. Vacuum is applied through a port 100 to the space between the component and transparent plate 102, thus engaging the flexible sheet firmly with the transparent plate.
  • While the connecting component 84 and the wafer 86 are engaged with the top and bottom platens, the connection component 84 is brought into registration with the wafer 86 by moving one or both of platens 98 and 94 in the horizontal or X-Y directions and also by rotating one of the platens about a vertical axis, so as to swing the component 84 and wafer 86 relative to one another in the azumithal directions indicated by the arrow theta in Fig. 11. These motions can be controlled using micrometer screw adjusting devices (not shown). During this process, the position of component 84 relative to the chip can be gauged by observing fiducial marks 83 on component 84. Inasmuch as the dielectric film 34 of the component is transparent, the top surface of chip 88 can be seen through plate 102 and through the film 34. Thus, the fiducial marks and the relative positions of the component and chip can be detected either by a human observer or by a machine-vision system.
  • The component 84 is precisely aligned with the chip so that the tip end 68 of each lead 60 is aligned with the correct contact 90 on the wafer. This precise alignment can be achieved even over a relatively large component, covering essentially the entire chip. For example, the chip and component may be about 10-30 cm in diameter. Even over this large area, however, the tip ends of the leads may be aligned with the contacts with the required precision. Several factors contribute to such precise alignment. Because the dielectric film 34 is continuously held taut throughout the lead-forming process and the aligning process by the same frame 32, the leads remain in position. Also, the tip ends 68 of the leads are secured to the film by buttons 80 (Fig. 10) at all times from the time the leads are formed up to and including the alignment process. Therefore, the tip ends cannot move relative to the film. Moreover, because frame 32 has a coefficient of thermal expansion close to that of the wafer, variations in temperature during the alignment process, and during subsequent steps discussed below, will not tend to move the film relative to the wafer. Also, because the fiducial marks 83 are made in the same etching and plating processes as used to form the other elements of the component, the fiducial marks are in precise registration with the leads.
  • While the component and chip are maintained in precise alignment, the platens are moved toward one another to juxtapose the connection component closely with the wafer. Compressed gas is admitted between plate 102 of the top platen and connection component 84 so that the compressed gas bears on the top surface of sheet 34 as depicted by the arrows in Fig. 13. This biases the sheet downwardly towards the wafer so that the bonding material 72 at the tip end of each lead is engaged with the aligned contact 90. The pressurized gas achieves intimate, contact between the component 84, and particularly the bonding material 72 at the tip ends of the leads, over the entire surface of the wafer despite any non-planarity of the component or of the wafer, without applying undesirably high localized stress at any point.
  • While the gas pressure is maintained, the assembly is heated to a temperature sufficient to activate the bonding material in spots 72, and form metallurgical bonds 104 (Fig. 14) between the tip ends of the leads and the contacts 90 of the wafer 86. Preferably, the heating process brings the assembly to a temperature of about 240ºC for about 150 seconds. The tin within each spot 72 interdiffuses with the surrounding gold in the contacts 90 and in the lead itself, forming a liquid layer. This layer in turn continues to dissolve gold from the contact pads 90 and from the lead tip ends 68. With increasing gold content, the solidus temperature of the composition rises. At this point, the bond solidifies. The bonding process continues with an annealing step at a temperature sufficient to permit substantial interdiffusion between gold and tin, typically about 180ºC for about 10 minutes, so as to further enrich the bond with gold and further strengthen the bond. During this entire process, the tip ends 68 of the lead remain connected to the lower surface 37 of the dielectric sheet 34 by buttons 80. Thus, the tip ends cannot move out of position during the bonding process.
  • As wafer 86 and component 84 are heated during the bonding process, the dielectric sheet 34 and potential plane layer 48 tend to expand at a rate greater than the rate of expansion of the wafer. However, because the dielectric sheet and potential plane are held under tension by frame 32, the thermal expansion of the dielectric sheet and potential plane layer are substantially taken up in relieving the tensile stress. The actual movement of features on sheet 34 and layer 48 due to thermal expansion is approximately equal to the thermal expansion of frame 32. Frame 32, in turn, has a coefficient of thermal expansion substantially equal to that of wafer 86. Therefore, the features of component 84 remain in alignment with the features of the wafer during the heating process.
  • At this stage of the process, in the condition illustrated in Fig. 14, each lead 60 has its terminal end 66 securely bonded to a first element of the assembly, i.e., to dielectric sheet 34 by terminal structures 66,82,56 and 44. Each lead also has its second end 68 securely bonded to a second element of the assembly, namely, wafer 86. The tip end 68 of each lead is offset from the terminal end 66 of the lead in a first horizontal direction parallel to the bottom surface 37 of sheet 34, i.e., the direction D1 from left to right as seen in Fig. 14. The same direction D1 is also indicated in the bottom plan view of the leads (Fig. 8). D1 is uniform over the entire component. That is, all of the tip ends are offset from their respective terminal ends in the same direction.
  • In the next stage of the process, platen 98 is removed and replaced by a metallic vacuum platen 105 having holes 107 extending through it. Vacuum is again applied through platens 105 and 94, thereby holding connection component 84 including dielectric sheet 34 and the wafer 86 firmly against the platens. The platens are then moved relative to one another by moving one or both of the platens so that platen 94 and hence the chip or second element 86 moves vertically, away from platen 105 and away from the dielectric sheet or first element 34, in the direction indicated by the arrow V1. At the same time, platen 94 and the wafer or second element 86 are moved horizontally relative to platen 105 and the sheet or first element 34 in a horizontal direction D2, to the left as seen in Fig. 15. Stated another way, the horizontal component of motion of the second element or wafer 86, contacts 94 and tip ends 68 bonded thereto is in a second direction D2, opposite to the first or original offset direction D1. Thus, the second element 86 and the tip ends 68 of the leads describe an arcuate path A2 relative to the first element or sheet 34 and relative to the terminal ends 66 of the leads. The vertical movement typically is about 100 - 500 microns, and the horizontal movement is approximately equal to the vertical movement.
  • The same motion can be restated in terms of a description of the movement of the first element or sheet 34 and terminal ends 66 relative to the second element or wafer 86 and tip ends 68. In that alternative frame of reference, the first element moves horizontally relative to the second element in the original offset direction D1 and simultaneously moves vertically away from the second element, so that the first element describes an arcuate path A1 relative to the second element. However described, the net effect of the relative movement of the two elements is to move the tip end 68 of each lead horizontally towards the terminal end 66 of the same lead and vertically away from the terminal end of the lead, thus forming each lead into a vertically extensive, generally S-shaped and curved structure as illustrated in Fig. 15.
  • The S-shaped lead is bent normal to the original top and bottom surfaces of the ribbon or strip 70 constituting lead 60. That is, the curvature of the strip in directions normal to the major surfaces of the ribbon, i.e., the original top and bottom surfaces of the ribbon. Also, as seen in Figure 15, each S-shaped structure includes a first bight 111 adjacent the terminal end 66 of the lead and hence adjacent the first element or connector body 34 and a second bight 113 adjacent the tip end of the lead and hence adjacent the contact 94 and the second element or wafer 86. Bight 113 is curved in the opposite direction from bight 111. Those portions of the leads constituting the tip end 66 and the terminal end 68 remain generally in their original orientations, so that the original top and bottom surfaces or major surfaces of the lead in these regions continue to face upwardly and downwardly. Although only a single lead is depicted in Fig. 15, it should be appreciated that all of the leads are formed simultaneously in the same manner during the lead-forming process. Thus, all of the leads have the same S-shaped curvature and all of the S-leads extend parallel to one another, in the same orientation.
  • During the lead-forming process, the tip ends 68 are detached from the bottom surface 37 of the dielectric sheet. The copper buttons 80 release readily. The force required to deform all of the leads is applied by the atmospheric pressure between the bottom surface 37 of sheet 34 and the top surface 92 of wafer 86. Although the force required for bending each lead will vary with the exact dimensions of the leads, a reasonable value for estimating the forces required is about 2g per lead. The force available from atmospheric pressure is simply the product of standard atmospheric pressure and the area of the wafer or component. Where the available force from atmospheric pressure is not sufficient, the wafer 86 and the sheet 34 can be temporarily bonded to the platens by temporary bonding agents such as a wax. Alternatively, where appropriate gasketing is arranged around the periphery of the platens, a gas or other fluid under superatmospheric pressure may be introduced between sheet 34 and wafer 86 to increase the forces engaging these elements with the platens and thereby increase the force available to bend the leads.
  • After the lead-forming step, while the dielectric sheet 34 and wafer 86 are still in their moved positions, and still engaged with the platens 105 and 94, a flowable, curable dielectric material 108 is injected into the space between the dielectric sheet 34 and the wafer. The bottom surface 37 of the connector body or dielectric sheet 34 is substantially free of perforations other than the perforations occupied by the terminal structures, such as via liners 56. Therefore, the flowable material is constrained between the connector body of dielectric sheet 34 and wafer 86, and does not cover the terminal features 44 on the top surface of the dielectric sheet. Preferably, the flowable material in its uncured condition has a very low viscosity, and also tends to wet the materials of the sheet and wafer so that it effectively fills all of the spaces between the sheet and wafer, penetrating between all of the leads 60. Dielectric material 108 is selected so that it will form a compliant material such as an elastomer upon cure. Suitable materials include curable silicone such as that sold under the trademark DOW 577 SILICONE by the Dow Corning Corporation of Midland, Michigan and other curable silicones available from Shin-Etsu Silicones of America, Inc. The flowable material may be injected under external pressure or else may be injected without external pressure and allowed to fill the space only by capillary action. After injecting the flowable material, the same is cured in place. Depending upon the formulation of the flowable material, such curing may take place spontaneously at room temperature or else may require exposure to heat or radiant energy. A typical cure cycle for the aforementioned silicone materials requires about 160ºC for about 20 minutes.
  • After curing, the assembly including the dielectric top sheet 34, compliant dielectric layer 108 and wafer 86, together with the terminals 44 connected to contacts 94 by leads 60, is removed from the platens. The continuous potential plane layer 48 on the top surface of sheet 34 is then coated with a conventional solder mask layer 110, leaving openings at the terminals 44. Solder balls 116 are then attached on terminals 44 using a solder ball application technique similar to that applied in conventional flip chip bonding. Each solder ball 116 may include a spherical core 112 desirably formed from a copper or copper alloy and a coating 114 of a solder such as a lead-tin solder. For example, the solder balls may include a 200 micron diameter spherical core 112 with a 50 micron thick layer 112 of 63 percent lead - 37 percent tin solder. A molybdenum sheet (not shown) having holes in a pattern corresponding to the pattern of terminals 44 is applied in registration with the terminals and solder balls are positioned in the holes of the sheet. Each ball is thus aligned with one terminal 44, and an appropriate flux is applied. The entire assembly is heated to a temperature sufficient to melt the solder, as, for example, about 220ºC for about 40 seconds. The solder flows and bonds to the terminals 44 as illustrated in Figs. 17. The flux used in soldering is then cleaned from the assembly.
  • Following the soldering operation, wafer 86, dielectric sheet 34 and the compliant layer 108 are simultaneously severed by sawing along lines 43 (Fig. 12) between the various regions of the dielectric sheet. These lines are in registration with the lines of demarcation between the chips 88 constituting wafer 86. The severing operation thus yields individual units as depicted in Fig. 18, each incorporating one region 41 of the dielectric sheet 34, a portion of layer 108 and one chip 88 of the wafer 86. The terminals and solder balls 44 and 116 on each region are disposed in a grid having pitch substantially equal to the pitch of the contacts on the chip. The entire unit has surface area, in the horizontal plane, no larger than that of the chip itself. Each unit can then be tested individually by engaging the terminals and solder balls of the entire unit simultaneously with temporary contacts or probes on a test fixture, as by engaging the test fixture and the unit with one another under pressure. The compliance of the dielectric material and flexure of sheet 34 and 108 aid reliable, simultaneous engagement with the test fixture. The same procedure can be used for prolonged test operation, commonly referred to as "burn-in".
  • After testing and burn-in, if required, the unit may be permanently mounted to a substrate such as a circuit panel or chip package by engaging the solder balls with contact pads on the substrate and heating the assemblage to reflow the solder. The soldering techniques per se may be similar to those used in soldering, flip-chip or surface mount assemblies. For example, each of the solder balls on the unit may be positioned on a pad of solder paste comprising solder particles dispersed in flux, as commonly used in surface mount attachments. Because the unit is as compact as the original chip, it may be placed close to other chips to form a very compact circuit assembly. After assembly, the unit provides substantial advantages in operation. Thus, the flexible leads 60, flexible sheet 34 and flexible, compliant material 108 permit each terminal 44 and the associated solder ball 116 to move relative to the associated terminal 94 of the chip. This flexibility allows for differential thermal expansion and contraction of the chip and the associated circuit panel or substrate without applying appreciable stresses to the solder joints.
  • A connection component according to a further embodiment of the invention has a structure similar to that described above but incorporates a reinforcing sheet 57 (Fig. 19) overlying the dielectric sheet 34 and hence overlying the terminals 44' and potential plane layer 48' on the top surface of the dielectric sheet. The reinforcing layer extends over the entire surface of the dielectric sheet. Both the dielectric sheet and the reinforcing layer desirably are fastened to a ring-like frame (not shown) similar to the ring-like frame 32 discussed above with reference to Fig. 1. Reinforcing layer 57 desirably is installed after formation of the features on the top surface, such as the terminals 44, layer 48 and associated vias and via liners. Layer 57 may be bonded to the dielectric sheet and to the other structures thereon by a releasable adhesive. The reinforcing layer may be installed before formation of leads 60' and associated features on the bottom surface 37' of the sheet. Preferably, the reinforcing layer has a coefficient of thermal expansion substantially equal to that of the wafer. Molybdenum is a preferred reinforcing sheet material for use with silicon wafers. The reinforcing layer desirably is in the form of a relatively thin sheet or foil, preferably between about 25 microns and about 250 microns thick. During assembly of the connection component to the wafer, fluid pressure is applied on the reinforcing layer and hence applied to the dielectric sheet 34' through the reinforcing layer. The reinforcing layer resists stretching and distortion of the dielectric sheet and thus aids in maintaining precise registration between the tip ends of the leads and the contacts on the wafer. The reinforcing layer may also be provided with apertures (not shown) at the areas where the sheet has fiducial marks, so that the fiducial marks can be seen. The reinforcing layer is removed after assembly to the wafer, as by deactivating heating to deactivate the adhesive. In a variant of this approach, the reinforcing layer may be provided as a permanent layer embedded within the dielectric layer. Such a permanent layer has apertures in alignment with the terminals so that the vias extend through the apertures.
  • In further variants of the invention, the connection component can be fabricated with a lesser number of regions, and can be applied to only a part of a wafer. Also chips may be severed from the wafer to provide individual chips prior to bonding with the component. Thus, the step of bonding the tip ends of the leads may be performed with one chip at a time. In such an arrangement, the connection components can be fabricated as individual units, each having one chip-size region of the dielectric sheet and each including the leads required to make the connections on a single chip. These individual components may be entirely separate from one another or else may be provided as a semicontinuous tape or sheet for sequential bonding with individual chips. In any such arrangement, the individual chip and the individual portion of the dielectric film are moved relative to one another in the manner described above so as to the form the leads after bonding. Processing the entire wafer simultaneously offer significant economies in processing and simplicity. Only one severing operation is required to sever both the dielectric sheets and the wafer to form the units. However, processing single-chip-size units or small multichip units facilitates registration of the tip ends of the leads with the contacts on the chip, and minimizes losses in the event of difficulties during the process.
  • In other variants according to the present invention, microelectronic components other than semiconductor wafers or chips can be attached to the connection component and used in the lead-forming process. For example, circuit panels or modules having contacts thereon can be attached to the connection component in substantially the same way as the wafers and chips discussed above.
  • A connection component according to a further variant is illustrated in Fig. 20. The structure according to this variant includes a dielectric sheet 134 with terminals 144 on a top surface 135 of the sheet. Leads 160 including elongated strip-like structures 170 extend beneath the bottom surface 137 of the dielectric sheet. Each lead includes a terminal end 166 with a terminal end structure extending through the dielectric sheet 134, from the bottom surface to the top surface and merging with the associated terminal 144. These elements may be similar to those discussed above with reference to Figs. 1-19. For example, each strip-like lead section 170 may be spaced apart from dielectric sheet 134 and may be attached to the dielectric sheet only by the terminal end structure and by a point attachment at the tip end 168 of the lead.
  • The component of Fig. 20 further includes a positioner sheet 180 formed from a soluble sheet-like material such as a styrene polymer or copolymer. Each lead has a tip end structure 181 such as a blind via extending through positioner sheet 180 and terminating in an outwardly flaring head on the bottom side 182 of the positioner sheet, i.e., on the side of the positioner sheet remote from the leads and remote from dielectric or top sheet 134. Here again, in the initial, undeformed condition illustrated in Fig. 20, the tip end 168 of each lead is offset from the terminal end 161 in a first horizontal direction D1.
  • In a forming process, dielectric sheet 134 and positioner sheet 180 are engaged with platens 198 and 199 respectively. The platens are moved relative to one another so that platen 199, positioner sheet 180 and hence the tip ends 168 of the leads move relative to the dielectric sheet 134 and the terminal ends 166 of the leads in an arcuate motion to the position illustrated in Fig. 21. The positioner sheet and hence the tip ends of the leads move relative to the terminal ends of the leads in a second horizontal direction opposite to first direction D1 and also move vertically downwardly, away from the dielectric sheet 134 and the terminal ends 166. Again, each tip end moves horizontally towards the associated terminal end but vertically away from the terminal end, so that the leads are deformed to a vertically extensive S-shaped, curved condition. Here again, all of the S-shaped leads are curved normal to the major surfaces of the ribbons constituting the leads. Also, the S-shaped leads extend parallel to one another.
  • Following this operation, a flowable, curable dielectric material 118 is introduced between the sheets 134 and 180 and cured in substantially the same way as discussed above, whereupon the component is removed from the platens. As illustrated in Fig. 22, positioner sheet 180 is removed, preferably by exposure to a solvent, leaving the bottom surface 119 of the dielectric layer exposed. In this condition, the dielectric support layer 118 surrounds and supports the leads 160. Each of the tip end structures 181 is exposed at the bottom surface of the dielectric support layer. An electrically conductive bending material 170 is applied on the tip end structures 181 and a layer of a curable, dielectric adhesive 173 is applied over the bottom surface 118 of the dielectric support layer 119. The adhesive may be a so-called snap-cure adhesive having an activation temperature above room temperature but below the temperatures which would be damaging to other components of the assembly. One suitable solvent-free, snap-cure adhesive is sold under the trademark ABLEBOND 967-3 by the Ablestick Electronics Materials and Adhesives Company of Rancho Dominguez, California. Conductive bonding material 170 may be a eutectic bonding material as discussed above, and may be provided with a thin layer of gold to inhibit oxidation. The connection component is now ready for use. In use, the bottom surface 119 of the dielectric support layer is juxtaposed with the contact-bearing surface 200 of a semiconductor chip, wafer or other microelectronic element 202, so that the tip ends 168 of the leads, and hence the tip structures 181 and conductive bonding materials 170 are in registration with contacts 204 and the assemblage is then subjected to heat and pressure so as to engage the bottom surface of the support layer 118 with the contact-bearing surface 200 and engage the lead tip ends with the contacts. Under these conditions, the adhesive 173 forms a void-free interface between support layer 118 and element 202 and the conductive bonding material forms a metallurgical bond and electrical connection between the leads and the contact of the microelectronic element, thereby connecting the terminals 144 to the contacts. The resulting assembly can be mounted to a circuit panel or other substrate in the same manner as the assemblies discussed above and provides similar advantages. Here again, the connection component can be fabricated as a large component for simultaneous attachment to all of the chips in a single wafer, followed by severance of the chips from the wafer and portions of the dielectric sheet from one another so as to form individual units. Alternatively, the connection component can be fabricated in a single-chip size, and attached to a single chip after severance of the chip from the wafer.
  • In a further variant, positioner sheet 180 may be left in place as a part of the final component. In this case, the positioner sheet 180 preferably is formed from a flexible dielectric material similar to that used for top sheet 134. The positioner sheet may be provided with a coating of adhesive on its bottom surface so as to promote formation of a void-free interface between the positioner sheet and the chip or other microelectronic component. In a further variant, the first element bearing the terminal ends of the leads may itself be a thick, rigid substrate, with internal conductors connected to the terminal ends of the leads. In such an arrangement, the microelectronic element or chip is connected directly to the substrate through the leads, and the microelectronic element is moved relative to the substrate in the lead framing forming step. In the structures and methods discussed above, the flowable dielectric material used to form a compliant layer between the dielectric sheet or connector body and the tip or microelectronic element can be omitted. This leaves the dielectric sheet or connector body resiliently supported above the chip or microelectronic element by the leads themselves.
  • According to a further variant, the second element used to move the tip ends of the leads may be a tool, such as a platen-like structure, temporarily engaged with or bonded to the tip ends. Such tool may be disengaged from the tip ends after the lead moving step.
  • The terminals on the component need not be attached to a substrate by soldering. Other methods, such as eutectic bonding, diffusion bonding, and physical engagement of the terminals with contact pads, socket elements or the like can be used. The configuration of the terminals may be varied to suit these methods. Eutectic bonding materials other than the preferred gold-tin compositions can be employed. Thus, gold can form eutectic compositions with germanium, silicon, tin or combinations thereof. The tip ends of the leads can be attached to contacts on the wafer or other microelectronic component by methods other than eutectic bonding as, for example, by diffusion bonding without formation of a liquid phase or by using a solder or metal-bearing polymeric composition. Bonding materials can be applied by methods other than plating as, for example, by dipping the lead tip ends, by silk screening, or by application of a paste. The conductive bonding material may be provided on the contacts of the microelectronic element, rather than on the lead tip ends. Alternatively, bonding methods which do not require a distinct bonding material may be employed. Examples of such bonding methods are such as thermosonic and thermocompression bonding of the lead tip ends to the contacts. Materials other than gold, such as silver, copper and brass may be employed for the leads. Metals other than copper and nickel can be used in the terminals, conductive layer and via liners.
  • As illustrated in Fig. 23, each lead 260 may have a terminal end 266 attached to a terminal structure 256 protruding upwardly through the dielectric sheet or connector body (not shown) and may also have a tip end 268 having bonding material 272 or other suitable provision for bonding the tip end to a contact. These elements may be similar to the corresponding elements of the structures discussed above. The structure of Fig. 23 includes a curved strip 270 connecting the tip end 268 and the terminal end 266 of the lead. In the initial, undeformed condition of the lead shown in solid lines in Fig. 23, the tip end, terminal end and strip 270 are all substantially coplanar, and lie at or close to the bottom surface of the connector body. Using a connection process similar to that discussed above with reference to Figs. 13-15, the tip ends 268 are bonded to contacts on a microelectronic element such as a wafer, chip or the like.
  • After bonding, the microelectronic element is then moved, relative to the connector body or dielectric sheet, and hence relative to the terminal ends 266 of the leads, in a downward, straight-line vertical motion. This causes the terminal ends 268 to move in a similar unidirectional vertical motion downwardly away from the first element or dielectric sheet. The direction of relative motion is indicated by the arrow V1' in Fig. 23. The downward displacement of the tip end tends to straighten the initially curved strip 270 as schematically indicated in broken lines at 270'. Thus, after the movement, the leads are straighter than the S-shaped leads discussed above. Most preferably however, the leads do not become entirely straight during the movement process, so that the leads do not tend to pull the tip ends and terminal ends away from the sheet or microelectronic element. Processes using initially curved strips can also incorporate the compound motion as discussed above with reference to Fig. 15. Thus, with the curved strip 270 as well, if the relative motion includes a movement of the second element and tip ends 268 in the horizontal direction D2' towards the terminal ends 266, the curved strip 270 can be formed into a curved shape 270".
  • The initially curved leads may be arranged in different ways on the connector body or dielectric sheet. For example, each curved lead, in its initial, undeformed state, may include an S-shaped strip 370 extending along the bottom surface 337 of the dielectric sheet (Fig. 24) for connector body, between the terminal ends 366 and tip end 368 of each lead. The S-shaped lead structures may be nested in the manner illustrated in Fig. 24, with the terminal ends 366 disposed in rows and the tip ends 368 disposed in similar but offset rows. Alternatively, the curved leads may include generally U-shaped structures 380 having a single bight between the terminal end 382 and tip end 384 of each lead. Structures with plural bights can also be employed.
  • In the component of Fig. 26, the tip end 468 of each lead is not held in position by a button or other bonding structure underlying the tip end. Rather, the tip end of each lead is connected through a frangible element 471 to the terminal end 466 of the next adjacent lead. The frangible element thus retains each tip end 468 in position, adjacent the bottom surface 437 of the connector body or dielectric sheet. Frangible element 471 may be formed as a continuation of the strip 470 constituting the lead itself, with V-shaped notches 473 extending into the strip from opposite sides thereof. In the assembly process, the tip ends 468 are bonded to the contacts of a chip or other microelectronic element in the same manner as discussed above, as by activating electrically conductive bonding material 472 on the tip ends. After bonding, the microelectronic element is moved relative to the connector body or dielectric sheet in the same manner as discussed above, so that the tip end 468 of each lead moves vertically away from the body and away from the terminal ends 466, and so that the tip end also moves towards the associated terminal end. This action breaks the frangible element 471 and hence releases each tip end from its connection to the next terminal end. Configurations for frangible leads are disclosed, for example, in PCT Publication WO9403036 published February 3, 1994 (Application No. US93/06930). The disclosure of such PCT Publication, insofar as it describes frangible structures in leads, is hereby incorporated by reference herein.
  • In the component of Fig. 27, the terminal end 568 of each lead is not provided with a bulge, but instead constitutes a continuation of the strip 570 forming the lead. The tip end 568 of the lead is again connected to the terminal end 566 of the next adjacent lead by a frangible section 571. In this component, the dielectric sheet or connector body 534 has holes 569 aligned with the terminal ends 568 of the leads. As illustrated in Fig. 28, the bonding procedure used with this component employs a bonding tool 593. After positioning sheet or connector body 534 and the leads thereon in alignment with the contacts 594 on the microelectronic element or chip 586, a tool 593 is advanced through holes 569 and engaged with the tip end 568 of each lead in succession so as to bond the tip ends to the contacts. After such bonding, the microelectronic element or chip 586 is moved relative to the dielectric sheet or connector body 534 in the same manner as discussed above. Once again, this movement breaks the frangible section 571 between the tip end of each lead and the terminal end 566 of the adjacent lead, thus releasing the tip ends and allowing the leads to bend away from the dielectric sheet or connector body 534 in the same manner as described above. Before or after the movement step, holes 569 may be closed by application of a further film or sheet on the top surface of the dielectric layer.
  • As illustrated in Fig. 29, a wafer, chip or other microelectronic element 686 may itself be provided with leads 660 extending on or over the contact bearing surface 692 of the wafer. Thus, the fixed or terminal end 666 of each lead may be permanently connected to the contacts 694 of the chip or wafer and hence permanently connected to the internal circuitry of the chip or wafer, schematically indicated at 695. The tip end 668 of each lead may be detachably secured to the top surface of the chip or wafer, as by a small, loosely adhering button 680, similar to those discussed above. The tip end may optionally be provided with bonding material 672. Such a structure may be fabricated in substantially the same way as the lead structures discussed above. The contact bearing surface 692 of the chip may be provided with a coating 693 of a polyimide or other dielectric material to protect the chip itself during the lead-forming process. This coating may remain in place in the finished assembly. The lead-bearing chip or wafer of Fig. 29 can be assembled to a connector body 634 having terminal 644 on its bottom surface 637. Each terminal 644 is being connected to internal circuit elements or conductors 645. Each terminal 644 may also be connected to a structure 646 on the top surface of the connector body. Structures 646 are adapted for connection to an external substrate as, for example, by a solder ball process as discussed above. The bonding procedure is substantially the same as that discussed above. Here again, after bonding the two elements are move vertically from one another and desirably also move horizontally, so as to form the desired curved lead structures.
  • As illustrated in Fig. 30, an assembly according to a further embodiment of the invention may include a plurality of microelectronic elements such as a plurality of chips 701, 702 and 703. These elements may be physically attached to a common support or heat sink 704 so that the contact bearing surfaces 705, 706 and 707 are disposed generally coplanar with one another. If the chips are of different thicknesses, sink 704 may have chip mounting surfaces at different heights. The microelectronic elements are disposed at preselected horizontal locations relative to one another. That is, the contact arrays of the various chips are disposed at predetermined locations relative to one another. The connector body 734 used with these elements may have numerous terminals 744 thereon. Terminals 744 desirably are disposed in arrays corresponding to the arrays of contacts on the various chips or microelectronic elements. The terminals 644 are also adapted for connection to an external substrate (not shown). Numerous S-shaped leads 760 are formed between the terminal 744 and the contacts on the chips by a process as described above. Thus, connector body 734 may be juxtaposed with the assemblage of chips 701, 702 and 703, and the tip ends of the leads on the connector body may be bonded to the contacts on the plural chips simultaneously, whereupon the assemblage of chips is moved relative to the connector body 734. Alternatively, chips 701, 702 and 703 may themselves have leads thereon as discussed above with reference to Fig. 29, and the tip ends of such leads may be bonded to terminals 744 on the connector body. Here again, a compliant dielectric material (not shown) desirably is injected into the space between the connector body and the chip assemblage, so as to substantially surround the curved leads. In this arrangement, the connector body 734 has conductors 745 interconnecting various terminals 744 and thus interconnecting the various chips or microelectronic elements with one another to form a multichip module. Conductors 745 are represented only schematically in Fig. 30. In actual practice, the conductors may include numerous conductors arranged in multiple layers and may also include conductors on the top and bottom surfaces of the connector body 734 itself. In an alternate process, each chip 701, 702 and 703 may be independently aligned with the conrector body 734 and bonded to tip ends 768 of the leads 760, before the support or heat sink 704 is bonded to the chips.
  • The microelectronic elements connected by the structures and methods according to the present invention need not include the chips themselves. For example, the microelectronic element itself may be a circuit panel or interconnection module such as a rigid printed wiring board, a ceramic module or a metal core wiring layer. The leads used to connect elements of this nature typically are larger than the leads used to connect to chips or wafers. Thus, the leads used for direct connection to circuit panels desirably are formed from a ribbon-like structure between about 10 microns and about 35 microns thick and between about 500 microns and about 2500 microns long. For this purpose, the ribbons desirably are formed from copper alloy rather than from gold.
  • As these and other variations and combinations of the features discussed above can be utilized without departing from the present invention as defined by the claims, the foregoing description of the preferred embodiments should be taken as illustrating, rather than limiting, the invention as claimed.
    • INDUSTRIAL APPLICABILITY
  • The present invention is applicable in fabrication of electronic assemblies.

Claims (48)

  1. A method of making a microelectronic lead array comprising the steps of:
    (a) providing a first element (84) having a first surface (37) with a plurality of elongated flexible leads (60) extending along said first surface, each such lead having a terminal end (66) attached to said first element and a tip end (68) secured to said first element and offset from the terminal end; and
    (b) attaching said tip ends of said leads to a second element and;
    (c) forming the leads by moving said second element through a pre-selected displacement relative to said first element so as to detach said tip ends of said leads from said first element and simultaneously displace all of said tip ends of said leads relative to the terminal ends and relative to said first element through said pre-selected displacement and so as to bend said tip ends away from said first element, said leads extending away from said first surface after said forming step,
    (d) injecting a flowable dielectric material between the first and second elements after said attaching step and curing said dielectric material to form a dielectric support layer.
  2. A method as claimed in claim 1 wherein the tip end of each said lead is initially offset from the terminal end of such lead in a first horizontal direction (D1) parallel to the first surface of said first element, and wherein said step of moving said element includes the step of moving said second element in a second horizontal direction (D2) opposite to said first horizontal direction, and moving said second element in a downward vertical direction, away from said first element.
  3. A method as claimed in claim 2 wherein said horizontal and vertical movements bring each said lead to a formed position in which the lead extends generally vertically away from said first surface.
  4. A method as claimed in claim 1 wherein said flowable dielectric material (108) is injected around said leads after said forming step and wherein said flowable dielectric material is cured to thereby form a dielectric support layer around said leads.
  5. A method as claimed in claim 4 wherein said step of injecting a flowable dielectric material includes the step of injecting the flowable dielectric material between said second element and said first element.
  6. A method as claimed in claim 4 further comprising the step of removing the second element (180) after formation of said dielectric support layer.
  7. A method as claimed in claim 6 further comprising the steps of applying an adhesive (173) on a first surface of said support layer remote from said first element.
  8. A method as claimed in claim 1 wherein said step of moving said second element relative to said first element includes the steps of engaging said second element with a tool (94) so that the tool engages a first surface of the second element remote from the first element, engaging said first element with a fixture (105) so that the fixture engages a second surface of the first element remote from the second element, and moving said tool and said fixture relative to one another.
  9. A method as claimed in claim 8 wherein said steps of engaging said elements with said tool and said fixture include the step of applying a vacuum through said tool and said fixture so that atmospheric pressure will urge said elements against the tool and fixture.
  10. A method as claimed in claim 1 wherein said first element includes a flexible dielectric top sheet (34) having top and bottom surfaces, said leads extending along said bottom surface (37) of said top sheet, said step of providing said leads includes the step of providing the terminal end of each lead with a terminal structure (44, 56) protruding through a hole in the top sheet.
  11. A method as claimed in claim 10 wherein said second element includes a flexible dielectric second sheet (180), characterized by the step of injecting a flowable dielectric material between said top sheet and said second sheet after said moving step and then curing said flowable dielectric material to thereby form a dielectric support layer (118) between said top sheet and second sheet.
  12. A method as claimed in claim 11 wherein said step of attaching said tip ends of said leads to said second element includes the step of providing each tip end with a tip structure (181) protruding through a hole in the second sheet, said step of providing said terminal structures being performed so that the terminal structures (144) bulge outwardly on the top side of said top sheet remote from the leads and wherein said step of providing said tip structures includes the step of forming the tip structures so that they bulge outwardly on a bottom side of said second sheet remote from the leads, whereby said outwardly bulging portions of said structures will aid in securing the ends of the leads to said sheets during said moving step.
  13. A method as claimed in claim 1 wherein said second element (86) includes at least one active microelectronic device having a contact-bearing surface with a plurality of contacts (90) thereon, said step of attaching said tip ends of said leads to said second element including the step of bonding the tip ends of said leads to said contacts before said moving step.
  14. A method as claimed in claim 13 wherein said first element includes a flexible dielectric top sheet (34), having top and bottom surfaces, said leads extending along said bottom surface, each said lead having a terminal structure (44, 56) at its terminal end, said terminal structures extending through said top sheet to said top surface whereby said step of bonding the tip ends of said leads to said contacts will connect said terminal structures to said contacts.
  15. A method as claimed in claim 14 wherein said step of bonding said tip ends to said contacts includes the steps of aligning said top sheet with said second element so that said tips are in registration with said contacts and biasing said top sheet towards said contact-bearing surface of said at least one microelectronic element.
  16. A method as claimed in claim 15 wherein said biasing step includes the step of applying a fluid pressure to said top surface of said top sheet.
  17. A method as claimed in claim 15 wherein said step of bonding includes the step of heating said leads and said contacts so as to activate a conductive bonding material (74) at interfaces of numerous leads and contacts simultaneously.
  18. A method as claimed in claim 15 wherein said top sheet is in engagement with a reinforcing structure (48, 32) during said bonding step.
  19. A method as claimed in claim 18 wherein said reinforcing structure includes a flexible but substantially inextensible metallic foil (48) bonded to said top sheet.
  20. A method as claimed in claim 18 wherein said reinforcing structure includes a substantially rigid ring (32) having a central opening, said top sheet extending across said opening and being held taut by said ring.
  21. A method as claimed in claim 14 wherein said second element is a wafer (80) including numerous semiconductor chips (88) having contacts (90) thereon, said top sheet extending over a plurality of said chips, said bonding step including the steps of bonding the tip ends of leads in a plurality of regions of said top sheet to contacts on a plurality of said chips simultaneously so that each said region of said top sheet is connected to one said chip, the method further comprising the step of severing said chips from said wafer and said regions from said top sheet to form individual units each including one chip (88) and the associated region of the sheet.
  22. A method as claimed in claim 21 further comprising the step of injecting a flowable dielectric material (108) between said wafer and said top sheet and curing said dielectric material to form a compliant dielectric support layer after said bonding step but before said severing step, said severing step including the step of severing the dielectric support layer so that each said unit will include a portion of the dielectric support layer.
  23. A method as claimed in claim 21 wherein said top sheet extends over all of the chips on the wafer, said bonding step including the step of bonding said leads to the contacts on all of the chips in the wafer in a single operation.
  24. A method as claimed in claim 1 wherein said second element includes a plurality of microelectronic elements (701, 702, 703), whereby the tip ends of the leads are connected to said plural microelectronic elements.
  25. A method as claimed in claim 24 wherein said first element includes interconnections (745) between at least some of said terminal ends of said leads, whereby said microelectronic elements will be interconnected with one another through said first element.
  26. A method as claimed in claim 1 wherein said moving step is performed so as to form said leads (60) to a curved configuration.
  27. A method as claimed in claim 26 wherein said leads (60) are initially in the form of generally flat ribbons less than about 25 microns thick.
  28. A method as claimed in claim 1 wherein said leads (260, 370) are initially curved in a plane parallel to said first surface and wherein said leads are at least partially straightened during said moving step.
  29. A method as claimed in claim 1 for making a plurality of semiconductor chip assemblies characterized in that:
    (a) said first element is a wafer (686) incorporating a plurality of semiconductor chips, said wafer having said first surface (692) with said plurality of elongated flexible leads extending along said first surface, each such lead having a terminal end attached to said wafer and a tip end offset from the terminal end.
  30. A method as claimed in claim 29 wherein said tip ends (668) of said leads are initially secured to said wafer and said tip ends of said leads are detached from said wafer in said forming step.
  31. A method as claimed in claim 29 wherein the tip end of each said lead is initially offset from the terminal end of such lead in a first horizontal direction (D1) parallel to the first surface of said wafer and wherein said step of moving said second element includes the step of moving said second element in a second horizontal direction opposite to said first horizontal direction, and moving said second element in a vertical direction away from said wafer.
  32. A method as claimed in claim 29 wherein said second element includes a flexible dielectric top sheet (634) having a top surface facing away from the wafer and a bottom surface (637) facing toward the wafer and contact structures (644, 625) extending from the top surface to the bottom surface, the step of attaching the tip ends of the leads to the second element comprising the step of electrically connecting top ends of the leads to the contact structures prior to the moving step.
  33. A method as claimed in claim 32 wherein said top sheet extends over all of the chips on the wafer, said connecting step including the step of connecting said leads associated with all of the chips in the wafer to the contact structures of said top sheet in a single operation.
  34. A method as claimed in claim 32 further comprising the step of injecting a flowable dielectric material (108) around said leads between said wafer and dielectric top sheet.
  35. A method as claimed in any one of claims 29 to 36 further comprising the step of severing said wafer and said dielectric top sheet after said moving step to form a plurality of units, each said unit including one or more chips and a portion of the dielectric top sheet.
  36. A method as claimed in any one of claims 32 to 34 wherein said step of moving said second element relative to said wafer includes the steps of engaging said wafer with a bottom platen so that the bottom platen (94) engages a second surface of the wafer remote from the top sheet, engaging said top sheet with a top platen (105) so that the top platen engages the top surface of the top sheet remote from the wafer, and moving said platens relative to one another.
  37. A method as claimed in any one of claims 29 to 34 wherein said step of providing a wafer having said leads on said first surface includes the step of applying a coating (693) of a dielectric material on said first surface of said wafer and subsequently forming said leads on said coated surface.
  38. A method as claimed in claim 1 wherein one of said elements includes a flexible dielectric sheet (34) and the other one of said elements includes one or more semiconductor chips, whereby said leads are disposed between said one or more semiconductor chips and said flexible dielectric sheet after said moving step.
  39. A method as claimed in claim 38 wherein said other one of said elements is a single semiconductor chip (88).
  40. A method as claimed in claim 38 wherein said other one of said elements (86) includes a plurality of semiconductor chips (88), the method further comprising the step of severing said elements to form individual units, each including a single chip, after said moving step.
  41. A microelectronic assembly made by a process according to claim 1 comprising:
    (a) a microelectronic element (86, 92) having a front surface with an area array of contacts (90) thereon;
    (b) a flexible connector body (34) having a bottom surface facing (37) toward said front surface of said element but spaced above said front surface of said element, said connector body having an area array of terminal structures (44, 60) exposed on said bottom surface and overlying the array of contacts on said element, one of said microelectronic element and said flexible connector body constituting the first element in said process, the other of said microelectronic element and said flexible connector body constituting the second element in said process; and
    (c) curved flexible leads (60) extending between said terminal structures and said contacts, each said lead having a terminal end attached to one said terminal structure and a tip end attached to one said contact, said curved flexible leads being formed in said forming step of said process;
    (d) said assembly further comprising a compliant dielectric material (108) substantially filling the space between said front surface of said microelectronic element and said bottom surface of said connector body.
  42. An assembly as claimed in claim 41 wherein each said flexible lead is generally S-shaped and is constituted by a metallic ribbon having oppositely-directed major surfaces, the ribbon being curved in directions normal to its major surfaces to form the S-shape.
  43. An assembly as claimed in claim 42 wherein said ribbons are formed integrally with said terminal structures.
  44. An assembly as claimed in claim 42 wherein all of said S-shaped leads are substantially parallel to one another.
  45. An assembly as claimed in claim 41 wherein said contacts are spaced apart from one another in said array at a contact pitch of about 1.25mm or less.
  46. An assembly as claimed in claim 45 wherein said flexible leads are less than about 30 microns thick.
  47. An assembly as claimed in claim 46 wherein said flexible connector body is a flexible, sheet-like element (34) having a top surface (35) facing away from said microelectronic element, and wherein said terminal structures (44, 60) are connected through said sheet-like element to terminals (744) exposed at said top surface of said sheet-like element.
  48. An assembly as claimed in claim 47 wherein said bottom surface (37) of said connector body is substantially free of perforations other than at said terminal structures.
EP95924747A 1994-07-07 1995-06-29 Microelectronic mounting with multiple lead deformation Expired - Lifetime EP0870325B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/271,768 US5518964A (en) 1994-07-07 1994-07-07 Microelectronic mounting with multiple lead deformation and bonding
US271768 1994-07-07
PCT/US1995/008182 WO1996002068A1 (en) 1994-07-07 1995-06-29 Microelectronic mounting with multiple lead deformation

Publications (3)

Publication Number Publication Date
EP0870325A4 EP0870325A4 (en) 1998-10-14
EP0870325A1 EP0870325A1 (en) 1998-10-14
EP0870325B1 true EP0870325B1 (en) 2006-10-11

Family

ID=23036993

Family Applications (1)

Application Number Title Priority Date Filing Date
EP95924747A Expired - Lifetime EP0870325B1 (en) 1994-07-07 1995-06-29 Microelectronic mounting with multiple lead deformation

Country Status (8)

Country Link
US (7) US5518964A (en)
EP (1) EP0870325B1 (en)
JP (2) JP3022949B2 (en)
KR (1) KR100211611B1 (en)
AT (1) ATE342582T1 (en)
AU (1) AU2913595A (en)
DE (1) DE69535266T2 (en)
WO (1) WO1996002068A1 (en)

Families Citing this family (422)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5476211A (en) 1993-11-16 1995-12-19 Form Factor, Inc. Method of manufacturing electrical contacts, using a sacrificial member
US5829128A (en) * 1993-11-16 1998-11-03 Formfactor, Inc. Method of mounting resilient contact structures to semiconductor devices
US5917707A (en) 1993-11-16 1999-06-29 Formfactor, Inc. Flexible contact structure with an electrically conductive shell
US20010030370A1 (en) * 1990-09-24 2001-10-18 Khandros Igor Y. Microelectronic assembly having encapsulated wire bonding leads
US5148265A (en) 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US7198969B1 (en) * 1990-09-24 2007-04-03 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5679977A (en) * 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US6835898B2 (en) * 1993-11-16 2004-12-28 Formfactor, Inc. Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures
US20020053734A1 (en) 1993-11-16 2002-05-09 Formfactor, Inc. Probe card assembly and kit, and methods of making same
US7073254B2 (en) 1993-11-16 2006-07-11 Formfactor, Inc. Method for mounting a plurality of spring contact elements
US6442831B1 (en) * 1993-11-16 2002-09-03 Formfactor, Inc. Method for shaping spring elements
US6482013B2 (en) 1993-11-16 2002-11-19 Formfactor, Inc. Microelectronic spring contact element and electronic component having a plurality of spring contact elements
US7200930B2 (en) * 1994-11-15 2007-04-10 Formfactor, Inc. Probe for semiconductor devices
US20070228110A1 (en) * 1993-11-16 2007-10-04 Formfactor, Inc. Method Of Wirebonding That Utilizes A Gas Flow Within A Capillary From Which A Wire Is Played Out
US6836962B2 (en) 1993-11-16 2005-01-04 Formfactor, Inc. Method and apparatus for shaping spring elements
US5455390A (en) * 1994-02-01 1995-10-03 Tessera, Inc. Microelectronics unit mounting with multiple lead bonding
US5620906A (en) 1994-02-28 1997-04-15 Semiconductor Energy Laboratory Co., Ltd. Method for producing semiconductor device by introducing hydrogen ions
US6359335B1 (en) 1994-05-19 2002-03-19 Tessera, Inc. Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US6232152B1 (en) 1994-05-19 2001-05-15 Tessera, Inc. Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures
US6117694A (en) * 1994-07-07 2000-09-12 Tessera, Inc. Flexible lead structures and methods of making same
US5706174A (en) * 1994-07-07 1998-01-06 Tessera, Inc. Compliant microelectrionic mounting device
US5830782A (en) * 1994-07-07 1998-11-03 Tessera, Inc. Microelectronic element bonding with deformation of leads in rows
US5989936A (en) 1994-07-07 1999-11-23 Tessera, Inc. Microelectronic assembly fabrication with terminal formation from a conductive layer
US6541852B2 (en) 1994-07-07 2003-04-01 Tessera, Inc. Framed sheets
US20020009827A1 (en) * 1997-08-26 2002-01-24 Masud Beroz Microelectronic unit forming methods and materials
US6499216B1 (en) 1994-07-07 2002-12-31 Tessera, Inc. Methods and structures for electronic probing arrays
US6191368B1 (en) 1995-09-12 2001-02-20 Tessera, Inc. Flexible, releasable strip leads
US6228685B1 (en) 1994-07-07 2001-05-08 Tessera, Inc. Framed sheet processing
US5688716A (en) * 1994-07-07 1997-11-18 Tessera, Inc. Fan-out semiconductor chip assembly
US6228686B1 (en) 1995-09-18 2001-05-08 Tessera, Inc. Method of fabricating a microelectronic assembly using sheets with gaps to define lead regions
US6361959B1 (en) * 1994-07-07 2002-03-26 Tessera, Inc. Microelectronic unit forming methods and materials
US5518964A (en) * 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US6690186B2 (en) 1994-07-07 2004-02-10 Tessera, Inc. Methods and structures for electronic probing arrays
US6848173B2 (en) 1994-07-07 2005-02-01 Tessera, Inc. Microelectric packages having deformed bonded leads and methods therefor
US6429112B1 (en) * 1994-07-07 2002-08-06 Tessera, Inc. Multi-layer substrates and fabrication processes
US6828668B2 (en) * 1994-07-07 2004-12-07 Tessera, Inc. Flexible lead structures and methods of making same
US5798286A (en) * 1995-09-22 1998-08-25 Tessera, Inc. Connecting multiple microelectronic elements with lead deformation
US6727579B1 (en) 1994-11-16 2004-04-27 Formfactor, Inc. Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures
US6826827B1 (en) * 1994-12-29 2004-12-07 Tessera, Inc. Forming conductive posts by selective removal of conductive material
US6046076A (en) * 1994-12-29 2000-04-04 Tessera, Inc. Vacuum dispense method for dispensing an encapsulant and machine therefor
US20100065963A1 (en) * 1995-05-26 2010-03-18 Formfactor, Inc. Method of wirebonding that utilizes a gas flow within a capillary from which a wire is played out
US5613861A (en) * 1995-06-07 1997-03-25 Xerox Corporation Photolithographically patterned spring contact
US5874780A (en) * 1995-07-27 1999-02-23 Nec Corporation Method of mounting a semiconductor device to a substrate and a mounted structure
US6239384B1 (en) 1995-09-18 2001-05-29 Tessera, Inc. Microelectric lead structures with plural conductors
JP3807508B2 (en) 1995-09-18 2006-08-09 テセラ，インコーポレイテッド Ultra-small electronic lead structure with a dielectric layer
US6261863B1 (en) 1995-10-24 2001-07-17 Tessera, Inc. Components with releasable leads and methods of making releasable leads
US5763941A (en) * 1995-10-24 1998-06-09 Tessera, Inc. Connection component with releasable leads
US5665648A (en) * 1995-12-21 1997-09-09 Hughes Electronics Integrated circuit spring contact fabrication methods
US5994152A (en) 1996-02-21 1999-11-30 Formfactor, Inc. Fabricating interconnects and tips using sacrificial substrates
US8033838B2 (en) 1996-02-21 2011-10-11 Formfactor, Inc. Microelectronic contact structure
US6460245B1 (en) * 1996-03-07 2002-10-08 Tessera, Inc. Method of fabricating semiconductor chip assemblies
US5907791A (en) * 1996-04-25 1999-05-25 Lucent Technologies Inc. Method of making semiconductor devices by patterning a wafer having a non-planar surface
US5808874A (en) 1996-05-02 1998-09-15 Tessera, Inc. Microelectronic connections with liquid conductive elements
US5965933A (en) * 1996-05-28 1999-10-12 Young; William R. Semiconductor packaging apparatus
KR100231276B1 (en) * 1996-06-21 1999-11-15 황인길 Semiconductor package structure and its manufacturing method
US6020220A (en) * 1996-07-09 2000-02-01 Tessera, Inc. Compliant semiconductor chip assemblies and methods of making same
SG60102A1 (en) * 1996-08-13 1999-02-22 Sony Corp Lead frame semiconductor package having the same and method for manufacturing the same
US5859472A (en) * 1996-09-12 1999-01-12 Tessera, Inc. Curved lead configurations
EP1158579B1 (en) * 1996-10-01 2008-11-19 Panasonic Corporation Wire bonding capillary for forming bump electrodes
US5874770A (en) * 1996-10-10 1999-02-23 General Electric Company Flexible interconnect film including resistor and capacitor layers
US6075289A (en) 1996-10-24 2000-06-13 Tessera, Inc. Thermally enhanced packaged semiconductor assemblies
SE516207C2 (en) * 1996-11-26 2001-12-03 Ericsson Telefon Ab L M Method and apparatus for surface mounting a component standing on a carrier
JP3695893B2 (en) * 1996-12-03 2005-09-14 沖電気工業株式会社 Semiconductor device, manufacturing method and mounting method thereof
US5977624A (en) * 1996-12-11 1999-11-02 Anam Semiconductor, Inc. Semiconductor package and assembly for fabricating the same
US6417029B1 (en) 1996-12-12 2002-07-09 Tessera, Inc. Compliant package with conductive elastomeric posts
US6266872B1 (en) * 1996-12-12 2001-07-31 Tessera, Inc. Method for making a connection component for a semiconductor chip package
US6635514B1 (en) 1996-12-12 2003-10-21 Tessera, Inc. Compliant package with conductive elastomeric posts
US5976913A (en) * 1996-12-12 1999-11-02 Tessera, Inc. Microelectronic mounting with multiple lead deformation using restraining straps
WO1998028955A2 (en) * 1996-12-13 1998-07-02 Tessera, Inc. Microelectric assembly fabrication with terminal formation
US6083837A (en) 1996-12-13 2000-07-04 Tessera, Inc. Fabrication of components by coining
US6133072A (en) 1996-12-13 2000-10-17 Tessera, Inc. Microelectronic connector with planar elastomer sockets
US6054337A (en) * 1996-12-13 2000-04-25 Tessera, Inc. Method of making a compliant multichip package
US6520778B1 (en) 1997-02-18 2003-02-18 Formfactor, Inc. Microelectronic contact structures, and methods of making same
US7063541B2 (en) 1997-03-17 2006-06-20 Formfactor, Inc. Composite microelectronic spring structure and method for making same
US6204065B1 (en) * 1997-03-27 2001-03-20 Ngk Insulators, Ltd. Conduction assist member and manufacturing method of the same
US6687842B1 (en) 1997-04-02 2004-02-03 Tessera, Inc. Off-chip signal routing between multiply-connected on-chip electronic elements via external multiconductor transmission line on a dielectric element
WO1998044564A1 (en) 1997-04-02 1998-10-08 Tessera, Inc. Chip with internal signal routing in external element
US7714235B1 (en) 1997-05-06 2010-05-11 Formfactor, Inc. Lithographically defined microelectronic contact structures
US6115910A (en) * 1997-05-08 2000-09-12 Lsi Logic Corporation Misregistration fidutial
US5950070A (en) * 1997-05-15 1999-09-07 Kulicke & Soffa Investments Method of forming a chip scale package, and a tool used in forming the chip scale package
WO1998052224A1 (en) * 1997-05-15 1998-11-19 Formfactor, Inc. Lithographically defined microelectronic contact structures
US6114763A (en) * 1997-05-30 2000-09-05 Tessera, Inc. Semiconductor package with translator for connection to an external substrate
US6389688B1 (en) 1997-06-18 2002-05-21 Micro Robotics Systems, Inc. Method and apparatus for chip placement
DE19735760A1 (en) * 1997-08-18 1999-02-25 Zeiss Carl Fa Soldering an optical component to a metal mounting
US5998891A (en) 1997-08-19 1999-12-07 Unit Parts Company Alternator with an improved battery terminal assembly
US6335222B1 (en) 1997-09-18 2002-01-01 Tessera, Inc. Microelectronic packages with solder interconnections
US6249135B1 (en) * 1997-09-19 2001-06-19 Fujitsu Limited Method and apparatus for passive optical characterization of semiconductor substrates subjected to high energy (MEV) ion implantation using high-injection surface photovoltage
US6080605A (en) 1998-10-06 2000-06-27 Tessera, Inc. Methods of encapsulating a semiconductor chip using a settable encapsulant
US6217972B1 (en) 1997-10-17 2001-04-17 Tessera, Inc. Enhancements in framed sheet processing
US6255723B1 (en) 1997-10-27 2001-07-03 Tessera, Inc. Layered lead structures
AU4726397A (en) * 1997-10-30 1999-05-24 Hitachi Limited Semiconductor device and method for manufacturing the same
JPH11142433A (en) * 1997-11-10 1999-05-28 Mitsubishi Electric Corp Probe for vertical needle type probe card and manufacture thereof
US6573609B2 (en) 1997-11-25 2003-06-03 Tessera, Inc. Microelectronic component with rigid interposer
US6357112B1 (en) * 1997-11-25 2002-03-19 Tessera, Inc. Method of making connection component
US6002168A (en) * 1997-11-25 1999-12-14 Tessera, Inc. Microelectronic component with rigid interposer
JPH11163022A (en) * 1997-11-28 1999-06-18 Sony Corp Semiconductor and manufacture of the same and electronic equipment
US5973391A (en) * 1997-12-11 1999-10-26 Read-Rite Corporation Interposer with embedded circuitry and method for using the same to package microelectronic units
KR100247463B1 (en) * 1998-01-08 2000-03-15 윤종용 Method for manufacturing semiconductor integrated circuit device having elastomer
WO1999035683A1 (en) * 1998-01-12 1999-07-15 Seiko Epson Corporation Semiconductor device, manufacture thereof, and electronic device
US6468830B1 (en) 1998-01-26 2002-10-22 Tessera, Inc. Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor
US6303408B1 (en) 1998-02-03 2001-10-16 Tessera, Inc. Microelectronic assemblies with composite conductive elements
US6309915B1 (en) 1998-02-05 2001-10-30 Tessera, Inc. Semiconductor chip package with expander ring and method of making same
US6518160B1 (en) 1998-02-05 2003-02-11 Tessera, Inc. Method of manufacturing connection components using a plasma patterned mask
US6423907B1 (en) 1998-02-09 2002-07-23 Tessera, Inc. Components with releasable leads
US6495462B1 (en) * 1998-02-09 2002-12-17 Tessera, Inc. Components with releasable leads
WO1999040761A1 (en) * 1998-02-09 1999-08-12 Tessera, Inc. Components with releasable leads
US6807734B2 (en) * 1998-02-13 2004-10-26 Formfactor, Inc. Microelectronic contact structures, and methods of making same
JP3028799B2 (en) * 1998-02-19 2000-04-04 日本電気株式会社 Method for manufacturing semiconductor device
US6465744B2 (en) 1998-03-27 2002-10-15 Tessera, Inc. Graded metallic leads for connection to microelectronic elements
US6196042B1 (en) 1998-04-03 2001-03-06 Tessera, Inc. Coining tool and process of manufacturing same for making connection components
US6329224B1 (en) 1998-04-28 2001-12-11 Tessera, Inc. Encapsulation of microelectronic assemblies
US6218213B1 (en) 1998-06-03 2001-04-17 Tessera, Inc. Microelectronic components with frangible lead sections
US6492201B1 (en) 1998-07-10 2002-12-10 Tessera, Inc. Forming microelectronic connection components by electrophoretic deposition
US6248656B1 (en) 1998-08-13 2001-06-19 Tessera, Inc. Metal-jacketed lead manufacturing process using resist layers
JP2000138104A (en) * 1998-08-26 2000-05-16 Yazaki Corp Inspection structure for circuit protective element
US6306752B1 (en) 1998-09-15 2001-10-23 Tessera, Inc. Connection component and method of making same
US6221750B1 (en) * 1998-10-28 2001-04-24 Tessera, Inc. Fabrication of deformable leads of microelectronic elements
US6394819B1 (en) 1998-10-29 2002-05-28 The Whitaker Corporation Dielectric member for absorbing thermal expansion and contraction at electrical interfaces
US6063648A (en) * 1998-10-29 2000-05-16 Tessera, Inc. Lead formation usings grids
US6121141A (en) * 1998-11-24 2000-09-19 Advanced Micro Devices, Inc. Method of forming a void free copper interconnects
JP3502776B2 (en) 1998-11-26 2004-03-02 新光電気工業株式会社 Metal foil with bump, circuit board, and semiconductor device using the same
US6672875B1 (en) 1998-12-02 2004-01-06 Formfactor, Inc. Spring interconnect structures
US6255126B1 (en) * 1998-12-02 2001-07-03 Formfactor, Inc. Lithographic contact elements
US6491968B1 (en) 1998-12-02 2002-12-10 Formfactor, Inc. Methods for making spring interconnect structures
EP1135690B1 (en) 1998-12-02 2003-06-04 Formfactor, Inc. Lithographic contact elements
US6268015B1 (en) 1998-12-02 2001-07-31 Formfactor Method of making and using lithographic contact springs
US6644982B1 (en) * 1998-12-04 2003-11-11 Formfactor, Inc. Method and apparatus for the transport and tracking of an electronic component
US8021976B2 (en) * 2002-10-15 2011-09-20 Megica Corporation Method of wire bonding over active area of a semiconductor circuit
US6378758B1 (en) 1999-01-19 2002-04-30 Tessera, Inc. Conductive leads with non-wettable surfaces
US6348742B1 (en) * 1999-01-25 2002-02-19 Clear Logic, Inc. Sacrificial bond pads for laser configured integrated circuits
US6297069B1 (en) 1999-01-28 2001-10-02 Honeywell Inc. Method for supporting during fabrication mechanical members of semi-conductive dies, wafers, and devices and an associated intermediate device assembly
US6334942B1 (en) 1999-02-09 2002-01-01 Tessera, Inc. Selective removal of dielectric materials and plating process using same
US6214640B1 (en) 1999-02-10 2001-04-10 Tessera, Inc. Method of manufacturing a plurality of semiconductor packages
US6306680B1 (en) * 1999-02-22 2001-10-23 General Electric Company Power overlay chip scale packages for discrete power devices
WO2000054321A1 (en) * 1999-03-10 2000-09-14 Tessera, Inc. Microelectronic joining processes
JP3423897B2 (en) 1999-04-01 2003-07-07 宮崎沖電気株式会社 Method for manufacturing semiconductor device
US6500528B1 (en) 1999-04-27 2002-12-31 Tessera, Inc. Enhancements in sheet processing and lead formation
JP3314757B2 (en) * 1999-05-07 2002-08-12 日本電気株式会社 Method of manufacturing semiconductor circuit device
US6333207B1 (en) 1999-05-24 2001-12-25 Tessera, Inc. Peelable lead structure and method of manufacture
US6627478B2 (en) * 1999-05-24 2003-09-30 Tessera, Inc. Method of making a microelectronic assembly with multiple lead deformation using differential thermal expansion/contraction
US7382142B2 (en) 2000-05-23 2008-06-03 Nanonexus, Inc. High density interconnect system having rapid fabrication cycle
US7247035B2 (en) * 2000-06-20 2007-07-24 Nanonexus, Inc. Enhanced stress metal spring contactor
US6812718B1 (en) 1999-05-27 2004-11-02 Nanonexus, Inc. Massively parallel interface for electronic circuits
US6559388B1 (en) * 1999-06-08 2003-05-06 International Business Machines Corporation Strain relief for substrates having a low coefficient of thermal expansion
US6713374B2 (en) * 1999-07-30 2004-03-30 Formfactor, Inc. Interconnect assemblies and methods
US7435108B1 (en) 1999-07-30 2008-10-14 Formfactor, Inc. Variable width resilient conductive contact structures
US6675469B1 (en) * 1999-08-11 2004-01-13 Tessera, Inc. Vapor phase connection techniques
JP2001085361A (en) * 1999-09-10 2001-03-30 Oki Electric Ind Co Ltd Semiconductor device and manufacturing method
US6465852B1 (en) * 1999-10-20 2002-10-15 Advanced Micro Devices, Inc. Silicon wafer including both bulk and SOI regions and method for forming same on a bulk silicon wafer
DE19950885A1 (en) * 1999-10-22 2001-04-26 Wuerth Elektronik Gmbh Production of elastic contacts comprises partially anisotropically plasma etching a polymer film located below a copper-etched hole
US6392428B1 (en) * 1999-11-16 2002-05-21 Eaglestone Partners I, Llc Wafer level interposer
US6602740B1 (en) 1999-11-24 2003-08-05 Tessera, Inc. Encapsulation of microelectronic assemblies
US6434817B1 (en) 1999-12-03 2002-08-20 Delphi Technologies, Inc. Method for joining an integrated circuit
JP3784597B2 (en) * 1999-12-27 2006-06-14 沖電気工業株式会社 Sealing resin and resin-sealed semiconductor device
US6461892B2 (en) 2000-01-26 2002-10-08 Tessera, Inc. Methods of making a connection component using a removable layer
JP3551114B2 (en) * 2000-02-25 2004-08-04 日本電気株式会社 Semiconductor device mounting structure and method
US6380060B1 (en) 2000-03-08 2002-04-30 Tessera, Inc. Off-center solder ball attach and methods therefor
US6586955B2 (en) 2000-03-13 2003-07-01 Tessera, Inc. Methods and structures for electronic probing arrays
US6794202B2 (en) * 2000-03-15 2004-09-21 Tessera, Inc. Assemblies for temporarily connecting microelectronic elements for testing and methods therefor
US7262611B2 (en) 2000-03-17 2007-08-28 Formfactor, Inc. Apparatuses and methods for planarizing a semiconductor contactor
US6716671B2 (en) * 2000-03-17 2004-04-06 Tessera, Inc. Methods of making microelectronic assemblies using compressed resilient layer
US6468833B2 (en) 2000-03-31 2002-10-22 American Air Liquide, Inc. Systems and methods for application of substantially dry atmospheric plasma surface treatment to various electronic component packaging and assembly methods
US20030039106A1 (en) * 2000-04-14 2003-02-27 Tatsunori Koyanagi Double-sided wiring board and its manufacture method
US6833984B1 (en) 2000-05-03 2004-12-21 Rambus, Inc. Semiconductor module with serial bus connection to multiple dies
US7122889B2 (en) * 2000-05-03 2006-10-17 Rambus, Inc. Semiconductor module
US6664621B2 (en) 2000-05-08 2003-12-16 Tessera, Inc. Semiconductor chip package with interconnect structure
US6572781B2 (en) 2000-05-16 2003-06-03 Tessera, Inc. Microelectronic packaging methods and components
US7247932B1 (en) 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
US7952373B2 (en) 2000-05-23 2011-05-31 Verigy (Singapore) Pte. Ltd. Construction structures and manufacturing processes for integrated circuit wafer probe card assemblies
EP1292834B1 (en) * 2000-06-20 2005-11-30 Nanonexus, Inc. Systems for testing integrated circuits
JP4669651B2 (en) * 2000-06-28 2011-04-13 日本発條株式会社 Conductive contact
US6812048B1 (en) 2000-07-31 2004-11-02 Eaglestone Partners I, Llc Method for manufacturing a wafer-interposer assembly
US6537831B1 (en) * 2000-07-31 2003-03-25 Eaglestone Partners I, Llc Method for selecting components for a matched set using a multi wafer interposer
US6822469B1 (en) 2000-07-31 2004-11-23 Eaglestone Partners I, Llc Method for testing multiple semiconductor wafers
US6678952B2 (en) * 2000-08-03 2004-01-20 Tessera, Inc. Method of making a microelectronic package including a component having conductive elements on a top side and a bottom side thereof
JP2002050717A (en) * 2000-08-03 2002-02-15 Nec Corp Semiconductor device and manufacturing method thereof
US6632575B1 (en) 2000-08-31 2003-10-14 Micron Technology, Inc. Precision fiducial
US6900532B1 (en) 2000-09-01 2005-05-31 National Semiconductor Corporation Wafer level chip scale package
GB0021750D0 (en) * 2000-09-04 2000-10-18 Cambridge Consultants Connection method
US6657286B2 (en) 2000-09-21 2003-12-02 Tessera, Inc. Microelectronic assembly formation with lead displacement
US6707149B2 (en) * 2000-09-29 2004-03-16 Tessera, Inc. Low cost and compliant microelectronic packages for high i/o and fine pitch
US6959489B2 (en) * 2000-09-29 2005-11-01 Tessera, Inc. Methods of making microelectronic packages
US6589819B2 (en) * 2000-09-29 2003-07-08 Tessera, Inc. Microelectronic packages having an array of resilient leads and methods therefor
US6815712B1 (en) 2000-10-02 2004-11-09 Eaglestone Partners I, Llc Method for selecting components for a matched set from a wafer-interposer assembly
US6686657B1 (en) 2000-11-07 2004-02-03 Eaglestone Partners I, Llc Interposer for improved handling of semiconductor wafers and method of use of same
US6690081B2 (en) 2000-11-18 2004-02-10 Georgia Tech Research Corporation Compliant wafer-level packaging devices and methods of fabrication
US20020078401A1 (en) * 2000-12-15 2002-06-20 Fry Michael Andrew Test coverage analysis system
US20020076854A1 (en) * 2000-12-15 2002-06-20 Pierce John L. System, method and apparatus for constructing a semiconductor wafer-interposer using B-Stage laminates
US6750396B2 (en) 2000-12-15 2004-06-15 Di/Dt, Inc. I-channel surface-mount connector
US6524885B2 (en) * 2000-12-15 2003-02-25 Eaglestone Partners I, Llc Method, apparatus and system for building an interposer onto a semiconductor wafer using laser techniques
US6529022B2 (en) * 2000-12-15 2003-03-04 Eaglestone Pareners I, Llc Wafer testing interposer for a conventional package
US6735387B1 (en) 2001-01-10 2004-05-11 Tim Schnell Motion detector camera
US6885106B1 (en) 2001-01-11 2005-04-26 Tessera, Inc. Stacked microelectronic assemblies and methods of making same
US6673653B2 (en) * 2001-02-23 2004-01-06 Eaglestone Partners I, Llc Wafer-interposer using a ceramic substrate
US6808958B2 (en) 2001-03-07 2004-10-26 Tessera, Inc. Methods of bonding microelectronic elements
US6632733B2 (en) 2001-03-14 2003-10-14 Tessera, Inc. Components and methods with nested leads
US7498196B2 (en) 2001-03-30 2009-03-03 Megica Corporation Structure and manufacturing method of chip scale package
US7087510B2 (en) 2001-05-04 2006-08-08 Tessera, Inc. Method of making bondable leads using positive photoresist and structures made therefrom
US6825552B2 (en) * 2001-05-09 2004-11-30 Tessera, Inc. Connection components with anisotropic conductive material interconnection
US6545226B2 (en) * 2001-05-31 2003-04-08 International Business Machines Corporation Printed wiring board interposer sub-assembly
US6729019B2 (en) 2001-07-11 2004-05-04 Formfactor, Inc. Method of manufacturing a probe card
US6696910B2 (en) * 2001-07-12 2004-02-24 Custom One Design, Inc. Planar inductors and method of manufacturing thereof
US6838750B2 (en) * 2001-07-12 2005-01-04 Custom One Design, Inc. Interconnect circuitry, multichip module, and methods of manufacturing thereof
US20030048624A1 (en) * 2001-08-22 2003-03-13 Tessera, Inc. Low-height multi-component assemblies
WO2003019654A1 (en) * 2001-08-22 2003-03-06 Tessera, Inc. Stacked chip assembly with stiffening layer
US20030038356A1 (en) * 2001-08-24 2003-02-27 Derderian James M Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods
US6856007B2 (en) * 2001-08-28 2005-02-15 Tessera, Inc. High-frequency chip packages
US7176506B2 (en) * 2001-08-28 2007-02-13 Tessera, Inc. High frequency chip packages with connecting elements
US6939735B2 (en) * 2001-09-13 2005-09-06 Tessera Inc. Microelectronic assembly formation with releasable leads
US6752634B2 (en) * 2001-09-21 2004-06-22 Intel Corporation Contact array for semiconductor package
US6664630B2 (en) 2001-10-16 2003-12-16 Hitachi Maxell, Ltd. Semiconductor device
US6977345B2 (en) * 2002-01-08 2005-12-20 International Business Machines Corporation Vents with signal image for signal return path
JP2003215161A (en) * 2002-01-22 2003-07-30 Tokyo Electron Ltd Probe, method of manufacturing probe, method and device for attaching probe, and probe card
US6721189B1 (en) * 2002-03-13 2004-04-13 Rambus, Inc. Memory module
US7011530B2 (en) * 2002-05-24 2006-03-14 Sitaraman Suresh K Multi-axis compliance spring
US20040089930A1 (en) * 2002-06-25 2004-05-13 Tessera, Inc. Simplified stacked chip assemblies
US20040000428A1 (en) * 2002-06-26 2004-01-01 Mirng-Ji Lii Socketless package to circuit board assemblies and methods of using same
US6867065B2 (en) * 2002-07-03 2005-03-15 Tessera, Inc. Method of making a microelectronic assembly
US20040105244A1 (en) * 2002-08-06 2004-06-03 Ilyas Mohammed Lead assemblies with offset portions and microelectronic assemblies with leads having offset portions
US7294928B2 (en) * 2002-09-06 2007-11-13 Tessera, Inc. Components, methods and assemblies for stacked packages
US7071547B2 (en) * 2002-09-11 2006-07-04 Tessera, Inc. Assemblies having stacked semiconductor chips and methods of making same
US7265045B2 (en) * 2002-10-24 2007-09-04 Megica Corporation Method for fabricating thermal compliant semiconductor chip wiring structure for chip scale packaging
US7098074B2 (en) * 2002-11-13 2006-08-29 Tessera, Inc. Microelectronic assemblies having low profile connections
US7754537B2 (en) * 2003-02-25 2010-07-13 Tessera, Inc. Manufacture of mountable capped chips
US6759277B1 (en) * 2003-02-27 2004-07-06 Sharp Laboratories Of America, Inc. Crystalline silicon die array and method for assembling crystalline silicon sheets onto substrates
KR100443999B1 (en) * 2003-02-28 2004-08-21 주식회사 파이컴 Interconnector for Printed Circuit Board, method thereby and interconnector assembly having it
US7230339B2 (en) * 2003-03-28 2007-06-12 Intel Corporation Copper ring solder mask defined ball grid array pad
US7239024B2 (en) * 2003-04-04 2007-07-03 Thomas Joel Massingill Semiconductor package with recess for die
US6916181B2 (en) 2003-06-11 2005-07-12 Neoconix, Inc. Remountable connector for land grid array packages
US8584353B2 (en) 2003-04-11 2013-11-19 Neoconix, Inc. Method for fabricating a contact grid array
US7070419B2 (en) 2003-06-11 2006-07-04 Neoconix Inc. Land grid array connector including heterogeneous contact elements
US6869290B2 (en) 2003-06-11 2005-03-22 Neoconix, Inc. Circuitized connector for land grid array
US6972480B2 (en) 2003-06-16 2005-12-06 Shellcase Ltd. Methods and apparatus for packaging integrated circuit devices
JP2007528120A (en) 2003-07-03 2007-10-04 テッセラ テクノロジーズ ハンガリー コルラートルト フェレロェセーギュー タールシャシャーグ Method and apparatus for packaging integrated circuit devices
US6790759B1 (en) * 2003-07-31 2004-09-14 Freescale Semiconductor, Inc. Semiconductor device with strain relieving bump design
US20050023682A1 (en) * 2003-07-31 2005-02-03 Morio Nakao High reliability chip scale package
WO2005031863A1 (en) * 2003-09-26 2005-04-07 Tessera, Inc. Structure and method of making capped chips having vertical interconnects
US20050067681A1 (en) * 2003-09-26 2005-03-31 Tessera, Inc. Package having integral lens and wafer-scale fabrication method therefor
US7495179B2 (en) 2003-10-06 2009-02-24 Tessera, Inc. Components with posts and pads
US8641913B2 (en) * 2003-10-06 2014-02-04 Tessera, Inc. Fine pitch microcontacts and method for forming thereof
US7462936B2 (en) 2003-10-06 2008-12-09 Tessera, Inc. Formation of circuitry with modification of feature height
TWI231578B (en) * 2003-12-01 2005-04-21 Advanced Semiconductor Eng Anti-warpage package and method for making the same
US7160121B2 (en) * 2003-12-15 2007-01-09 Palo Alto Research Center Incorporated Stressed metal contact with enhanced lateral compliance
US7087465B2 (en) * 2003-12-15 2006-08-08 Philips Lumileds Lighting Company, Llc Method of packaging a semiconductor light emitting device
US20050139984A1 (en) * 2003-12-19 2005-06-30 Tessera, Inc. Package element and packaged chip having severable electrically conductive ties
US7709968B2 (en) * 2003-12-30 2010-05-04 Tessera, Inc. Micro pin grid array with pin motion isolation
US7176043B2 (en) * 2003-12-30 2007-02-13 Tessera, Inc. Microelectronic packages and methods therefor
US8207604B2 (en) * 2003-12-30 2012-06-26 Tessera, Inc. Microelectronic package comprising offset conductive posts on compliant layer
DE102004003275B4 (en) * 2004-01-21 2007-04-19 Infineon Technologies Ag Semiconductor device having connectors on semiconductor chips and method of making the same
US20050189622A1 (en) * 2004-03-01 2005-09-01 Tessera, Inc. Packaged acoustic and electromagnetic transducer chips
DE102004018250A1 (en) * 2004-04-15 2005-11-03 Infineon Technologies Ag Wafer stabilization device and method for its production
US7241680B2 (en) * 2004-04-30 2007-07-10 Intel Corporation Electronic packaging using conductive interposer connector
US7453157B2 (en) * 2004-06-25 2008-11-18 Tessera, Inc. Microelectronic packages and methods therefor
US20060027899A1 (en) * 2004-06-25 2006-02-09 Tessera, Inc. Structure with spherical contact pins
US20060006526A1 (en) * 2004-07-06 2006-01-12 Coronati John M Thermal interposer for cooled electrical packages
US20060013680A1 (en) * 2004-07-16 2006-01-19 Tessera, Inc. Chip handling methods and apparatus
US7176703B2 (en) * 2004-08-31 2007-02-13 Hitachi Global Storage Technologies Netherlands B.V. Test probe with thermally activated grip and release
TWI297393B (en) * 2004-09-07 2008-06-01 Via Tech Inc Test socket and upper cover therefor
US20060081983A1 (en) * 2004-10-14 2006-04-20 Giles Humpston Wafer level microelectronic packaging with double isolation
KR101313391B1 (en) * 2004-11-03 2013-10-01 테세라, 인코포레이티드 Stacked packaging improvements
US7262079B2 (en) * 2005-02-10 2007-08-28 Altera Corporation Consolidated flip chip BGA assembly process and apparatus
US7456046B2 (en) 2005-02-23 2008-11-25 International Business Machines Corporation Method to create flexible connections for integrated circuits
KR101267651B1 (en) * 2005-02-25 2013-05-23 테세라, 인코포레이티드 Microelectronic assemblies having compliancy
US7939934B2 (en) * 2005-03-16 2011-05-10 Tessera, Inc. Microelectronic packages and methods therefor
US8143095B2 (en) 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
US7226821B2 (en) * 2005-06-24 2007-06-05 Cardiac Pacemakers, Inc. Flip chip die assembly using thin flexible substrates
KR100722096B1 (en) * 2005-11-23 2007-05-25 삼성에스디아이 주식회사 Portable display
US8058101B2 (en) 2005-12-23 2011-11-15 Tessera, Inc. Microelectronic packages and methods therefor
US8067267B2 (en) * 2005-12-23 2011-11-29 Tessera, Inc. Microelectronic assemblies having very fine pitch stacking
US7982290B2 (en) * 2006-01-12 2011-07-19 Palo Alto Research Center, Inc. Contact spring application to semiconductor devices
US7936062B2 (en) * 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
FR2896914B1 (en) * 2006-01-30 2008-07-04 Valeo Electronique Sys Liaison ELECTRONIC MODULE AND METHOD FOR ASSEMBLING SUCH A MODULE
US20080029879A1 (en) * 2006-03-01 2008-02-07 Tessera, Inc. Structure and method of making lidded chips
ITMI20060478A1 (en) * 2006-03-16 2007-09-17 Eles Semiconductor Equipment Spa SYSTEM FOR CONTACTING ELECTRONIC DEVICES AND ITS PRODUCTION METHOD BASED ON WIRED CONDUCTOR IN INSULATING MATERIAL
US7544304B2 (en) * 2006-07-11 2009-06-09 Electro Scientific Industries, Inc. Process and system for quality management and analysis of via drilling
US7503767B2 (en) * 2006-08-01 2009-03-17 General Dynamics Advanced Information Systems, Inc. Method and apparatus for compliantly connecting stack of high-density electronic modules in harsh environments
US7545029B2 (en) * 2006-08-18 2009-06-09 Tessera, Inc. Stack microelectronic assemblies
US7582966B2 (en) 2006-09-06 2009-09-01 Megica Corporation Semiconductor chip and method for fabricating the same
US20080150101A1 (en) * 2006-12-20 2008-06-26 Tessera, Inc. Microelectronic packages having improved input/output connections and methods therefor
US7749886B2 (en) 2006-12-20 2010-07-06 Tessera, Inc. Microelectronic assemblies having compliancy and methods therefor
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
TWI357647B (en) * 2007-02-01 2012-02-01 Siliconware Precision Industries Co Ltd Semiconductor substrate structure
US8735183B2 (en) * 2007-04-12 2014-05-27 Micron Technology, Inc. System in package (SIP) with dual laminate interposers
SG148054A1 (en) * 2007-05-17 2008-12-31 Micron Technology Inc Semiconductor packages and method for fabricating semiconductor packages with discrete components
US7886437B2 (en) 2007-05-25 2011-02-15 Electro Scientific Industries, Inc. Process for forming an isolated electrically conductive contact through a metal package
JP5629580B2 (en) 2007-09-28 2014-11-19 テッセラ，インコーポレイテッド Flip chip interconnect with double posts
JP4966156B2 (en) * 2007-10-23 2012-07-04 ソニーケミカル＆インフォメーションデバイス株式会社 Wiring board cradle, wiring board connecting device and method using the same
US7982316B1 (en) * 2008-02-04 2011-07-19 Amkor Technology, Inc. Semiconductor package having a land to absorb thermal and mechanical stress and fabricating method thereof
US8025530B2 (en) * 2008-07-14 2011-09-27 Savi Technology, Inc. Method and apparatus involving a housing with a sealed electrical connector
US7943862B2 (en) * 2008-08-20 2011-05-17 Electro Scientific Industries, Inc. Method and apparatus for optically transparent via filling
US20100044860A1 (en) * 2008-08-21 2010-02-25 Tessera Interconnect Materials, Inc. Microelectronic substrate or element having conductive pads and metal posts joined thereto using bond layer
US8618676B2 (en) * 2008-10-30 2013-12-31 Stmicroelectronics (Malta) Ltd. Method of assembly of a semiconductor package for the improvement of the electrical testing yield on the packages so obtained
DE102008058490B3 (en) 2008-11-21 2010-04-29 Continental Automotive Gmbh Circuit board and method of manufacturing a circuit board
US8183677B2 (en) * 2008-11-26 2012-05-22 Infineon Technologies Ag Device including a semiconductor chip
US8039938B2 (en) * 2009-05-22 2011-10-18 Palo Alto Research Center Incorporated Airgap micro-spring interconnect with bonded underfill seal
WO2010147939A1 (en) 2009-06-17 2010-12-23 Hsio Technologies, Llc Semiconductor socket
US8955215B2 (en) 2009-05-28 2015-02-17 Hsio Technologies, Llc High performance surface mount electrical interconnect
WO2011153298A1 (en) 2010-06-03 2011-12-08 Hsio Technologies, Llc Electrical connector insulator housing
US9276336B2 (en) 2009-05-28 2016-03-01 Hsio Technologies, Llc Metalized pad to electrical contact interface
WO2014011232A1 (en) 2012-07-12 2014-01-16 Hsio Technologies, Llc Semiconductor socket with direct selective metalization
WO2010141316A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit wafer probe diagnostic tool
WO2011002712A1 (en) 2009-06-29 2011-01-06 Hsio Technologies, Llc Singulated semiconductor device separable electrical interconnect
US9318862B2 (en) 2009-06-02 2016-04-19 Hsio Technologies, Llc Method of making an electronic interconnect
US9184145B2 (en) 2009-06-02 2015-11-10 Hsio Technologies, Llc Semiconductor device package adapter
WO2010141318A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit peripheral lead semiconductor test socket
WO2012078493A1 (en) 2010-12-06 2012-06-14 Hsio Technologies, Llc Electrical interconnect ic device socket
WO2010141266A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit peripheral lead semiconductor package
WO2010141295A1 (en) * 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed flexible circuit
WO2012061008A1 (en) 2010-10-25 2012-05-10 Hsio Technologies, Llc High performance electrical circuit structure
WO2010141296A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit semiconductor package
US8525346B2 (en) 2009-06-02 2013-09-03 Hsio Technologies, Llc Compliant conductive nano-particle electrical interconnect
US9093767B2 (en) 2009-06-02 2015-07-28 Hsio Technologies, Llc High performance surface mount electrical interconnect
US9196980B2 (en) 2009-06-02 2015-11-24 Hsio Technologies, Llc High performance surface mount electrical interconnect with external biased normal force loading
US8988093B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Bumped semiconductor wafer or die level electrical interconnect
US9603249B2 (en) 2009-06-02 2017-03-21 Hsio Technologies, Llc Direct metalization of electrical circuit structures
US9231328B2 (en) 2009-06-02 2016-01-05 Hsio Technologies, Llc Resilient conductive electrical interconnect
US9276339B2 (en) 2009-06-02 2016-03-01 Hsio Technologies, Llc Electrical interconnect IC device socket
US8928344B2 (en) 2009-06-02 2015-01-06 Hsio Technologies, Llc Compliant printed circuit socket diagnostic tool
WO2010141264A1 (en) 2009-06-03 2010-12-09 Hsio Technologies, Llc Compliant wafer level probe assembly
US9699906B2 (en) 2009-06-02 2017-07-04 Hsio Technologies, Llc Hybrid printed circuit assembly with low density main core and embedded high density circuit regions
WO2010141298A1 (en) 2009-06-02 2010-12-09 Hsio Technologies, Llc Composite polymer-metal electrical contacts
US9930775B2 (en) 2009-06-02 2018-03-27 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US8987886B2 (en) 2009-06-02 2015-03-24 Hsio Technologies, Llc Copper pillar full metal via electrical circuit structure
US9054097B2 (en) 2009-06-02 2015-06-09 Hsio Technologies, Llc Compliant printed circuit area array semiconductor device package
US8610265B2 (en) 2009-06-02 2013-12-17 Hsio Technologies, Llc Compliant core peripheral lead semiconductor test socket
WO2010147934A1 (en) 2009-06-16 2010-12-23 Hsio Technologies, Llc Semiconductor die terminal
WO2010141297A1 (en) * 2009-06-02 2010-12-09 Hsio Technologies, Llc Compliant printed circuit wafer level semiconductor package
US9613841B2 (en) 2009-06-02 2017-04-04 Hsio Technologies, Llc Area array semiconductor device package interconnect structure with optional package-to-package or flexible circuit to package connection
WO2010147782A1 (en) 2009-06-16 2010-12-23 Hsio Technologies, Llc Simulated wirebond semiconductor package
US8981809B2 (en) 2009-06-29 2015-03-17 Hsio Technologies, Llc Compliant printed circuit semiconductor tester interface
US8227918B2 (en) 2009-09-16 2012-07-24 International Business Machines Corporation Robust FBEOL and UBM structure of C4 interconnects
US8679591B2 (en) * 2009-11-17 2014-03-25 Taiwan Semiconductor Manufacturing Company, Ltd. Method for reducing voids in a copper-tin interface and structure formed thereby
US8278748B2 (en) * 2010-02-17 2012-10-02 Maxim Integrated Products, Inc. Wafer-level packaged device having self-assembled resilient leads
US8637778B2 (en) 2010-04-08 2014-01-28 Intel Corporation Debond interconnect structures
US8758067B2 (en) 2010-06-03 2014-06-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US10159154B2 (en) 2010-06-03 2018-12-18 Hsio Technologies, Llc Fusion bonded liquid crystal polymer circuit structure
US9689897B2 (en) 2010-06-03 2017-06-27 Hsio Technologies, Llc Performance enhanced semiconductor socket
US9350093B2 (en) 2010-06-03 2016-05-24 Hsio Technologies, Llc Selective metalization of electrical connector or socket housing
US8330272B2 (en) 2010-07-08 2012-12-11 Tessera, Inc. Microelectronic packages with dual or multiple-etched flip-chip connectors
US9159708B2 (en) 2010-07-19 2015-10-13 Tessera, Inc. Stackable molded microelectronic packages with area array unit connectors
US8482111B2 (en) 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8580607B2 (en) 2010-07-27 2013-11-12 Tessera, Inc. Microelectronic packages with nanoparticle joining
US8198739B2 (en) 2010-08-13 2012-06-12 Endicott Interconnect Technologies, Inc. Semi-conductor chip with compressible contact structure and electronic package utilizing same
US8624342B2 (en) 2010-11-05 2014-01-07 Invensas Corporation Rear-face illuminated solid state image sensors
KR101075241B1 (en) 2010-11-15 2011-11-01 테세라, 인코포레이티드 Microelectronic package with terminals in dielectric member
US8853558B2 (en) 2010-12-10 2014-10-07 Tessera, Inc. Interconnect structure
US20120146206A1 (en) 2010-12-13 2012-06-14 Tessera Research Llc Pin attachment
DE102010062887B4 (en) * 2010-12-13 2014-01-30 Robert Bosch Gmbh Microphone package and method for its production
US9137903B2 (en) 2010-12-21 2015-09-15 Tessera, Inc. Semiconductor chip assembly and method for making same
US8618659B2 (en) 2011-05-03 2013-12-31 Tessera, Inc. Package-on-package assembly with wire bonds to encapsulation surface
KR101128063B1 (en) 2011-05-03 2012-04-23 테세라, 인코포레이티드 Package-on-package assembly with wire bonds to encapsulation surface
US9117811B2 (en) * 2011-06-13 2015-08-25 Tessera, Inc. Flip chip assembly and process with sintering material on metal bumps
JP2013030748A (en) * 2011-06-21 2013-02-07 Shinko Electric Ind Co Ltd Electronic component
US8872318B2 (en) 2011-08-24 2014-10-28 Tessera, Inc. Through interposer wire bond using low CTE interposer with coarse slot apertures
US8404520B1 (en) 2011-10-17 2013-03-26 Invensas Corporation Package-on-package assembly with wire bond vias
US8641428B2 (en) 2011-12-02 2014-02-04 Neoconix, Inc. Electrical connector and method of making it
US8623711B2 (en) 2011-12-15 2014-01-07 Stats Chippac Ltd. Integrated circuit packaging system with package-on-package and method of manufacture thereof
US9219029B2 (en) * 2011-12-15 2015-12-22 Stats Chippac Ltd. Integrated circuit packaging system with terminals and method of manufacture thereof
US8629567B2 (en) 2011-12-15 2014-01-14 Stats Chippac Ltd. Integrated circuit packaging system with contacts and method of manufacture thereof
US20130176691A1 (en) 2012-01-10 2013-07-11 Hzo, Inc. Masks for use in applying protective coatings to electronic assemblies, masked electronic assemblies and associated methods
US8946757B2 (en) 2012-02-17 2015-02-03 Invensas Corporation Heat spreading substrate with embedded interconnects
US8372741B1 (en) 2012-02-24 2013-02-12 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US9349706B2 (en) 2012-02-24 2016-05-24 Invensas Corporation Method for package-on-package assembly with wire bonds to encapsulation surface
US8835228B2 (en) 2012-05-22 2014-09-16 Invensas Corporation Substrate-less stackable package with wire-bond interconnect
JP2014522543A (en) 2012-06-18 2014-09-04 エイチズィーオー・インコーポレーテッド System and method for applying a protective coating to the internal surface of a fully assembled electronic device
US9761520B2 (en) 2012-07-10 2017-09-12 Hsio Technologies, Llc Method of making an electrical connector having electrodeposited terminals
US9391008B2 (en) 2012-07-31 2016-07-12 Invensas Corporation Reconstituted wafer-level package DRAM
US9502390B2 (en) 2012-08-03 2016-11-22 Invensas Corporation BVA interposer
US8975738B2 (en) 2012-11-12 2015-03-10 Invensas Corporation Structure for microelectronic packaging with terminals on dielectric mass
JP2014120657A (en) * 2012-12-18 2014-06-30 Toshiba Corp Semiconductor device
US8878353B2 (en) 2012-12-20 2014-11-04 Invensas Corporation Structure for microelectronic packaging with bond elements to encapsulation surface
US10449568B2 (en) 2013-01-08 2019-10-22 Hzo, Inc. Masking substrates for application of protective coatings
WO2014110039A2 (en) 2013-01-08 2014-07-17 Hzo, Inc. Removal of selected portions of protective coatings from substrates
US9894776B2 (en) 2013-01-08 2018-02-13 Hzo, Inc. System for refurbishing or remanufacturing an electronic device
US9136254B2 (en) 2013-02-01 2015-09-15 Invensas Corporation Microelectronic package having wire bond vias and stiffening layer
JP6161918B2 (en) * 2013-02-25 2017-07-12 新光電気工業株式会社 Semiconductor device
US9680273B2 (en) 2013-03-15 2017-06-13 Neoconix, Inc Electrical connector with electrical contacts protected by a layer of compressible material and method of making it
JP2014220329A (en) * 2013-05-07 2014-11-20 住友電気工業株式会社 Semiconductor device manufacturing method
US9269642B2 (en) * 2013-06-12 2016-02-23 Globalfoundries Inc. Methods for testing integrated circuits of wafer and testing structures for integrated circuits
US10667410B2 (en) 2013-07-11 2020-05-26 Hsio Technologies, Llc Method of making a fusion bonded circuit structure
US10506722B2 (en) 2013-07-11 2019-12-10 Hsio Technologies, Llc Fusion bonded liquid crystal polymer electrical circuit structure
US9023691B2 (en) 2013-07-15 2015-05-05 Invensas Corporation Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US8883563B1 (en) 2013-07-15 2014-11-11 Invensas Corporation Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9034696B2 (en) 2013-07-15 2015-05-19 Invensas Corporation Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9167710B2 (en) 2013-08-07 2015-10-20 Invensas Corporation Embedded packaging with preformed vias
US9685365B2 (en) 2013-08-08 2017-06-20 Invensas Corporation Method of forming a wire bond having a free end
US20150076714A1 (en) 2013-09-16 2015-03-19 Invensas Corporation Microelectronic element with bond elements to encapsulation surface
US9087815B2 (en) 2013-11-12 2015-07-21 Invensas Corporation Off substrate kinking of bond wire
US9082753B2 (en) 2013-11-12 2015-07-14 Invensas Corporation Severing bond wire by kinking and twisting
US9379074B2 (en) 2013-11-22 2016-06-28 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9583456B2 (en) 2013-11-22 2017-02-28 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9263394B2 (en) 2013-11-22 2016-02-16 Invensas Corporation Multiple bond via arrays of different wire heights on a same substrate
US9583411B2 (en) 2014-01-17 2017-02-28 Invensas Corporation Fine pitch BVA using reconstituted wafer with area array accessible for testing
US9214454B2 (en) 2014-03-31 2015-12-15 Invensas Corporation Batch process fabrication of package-on-package microelectronic assemblies
US10381326B2 (en) 2014-05-28 2019-08-13 Invensas Corporation Structure and method for integrated circuits packaging with increased density
US9646917B2 (en) 2014-05-29 2017-05-09 Invensas Corporation Low CTE component with wire bond interconnects
US9412714B2 (en) 2014-05-30 2016-08-09 Invensas Corporation Wire bond support structure and microelectronic package including wire bonds therefrom
CN113437054B (en) 2014-06-18 2025-01-28 艾克斯展示公司技术有限公司 Micro-assembly LED display
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9755335B2 (en) 2015-03-18 2017-09-05 Hsio Technologies, Llc Low profile electrical interconnect with fusion bonded contact retention and solder wick reduction
US9502372B1 (en) 2015-04-30 2016-11-22 Invensas Corporation Wafer-level packaging using wire bond wires in place of a redistribution layer
US9761554B2 (en) 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US10886250B2 (en) 2015-07-10 2021-01-05 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
US9633971B2 (en) 2015-07-10 2017-04-25 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
US10490528B2 (en) 2015-10-12 2019-11-26 Invensas Corporation Embedded wire bond wires
US9490222B1 (en) 2015-10-12 2016-11-08 Invensas Corporation Wire bond wires for interference shielding
US10332854B2 (en) 2015-10-23 2019-06-25 Invensas Corporation Anchoring structure of fine pitch bva
US10181457B2 (en) 2015-10-26 2019-01-15 Invensas Corporation Microelectronic package for wafer-level chip scale packaging with fan-out
US10043779B2 (en) 2015-11-17 2018-08-07 Invensas Corporation Packaged microelectronic device for a package-on-package device
US9659848B1 (en) 2015-11-18 2017-05-23 Invensas Corporation Stiffened wires for offset BVA
US9984992B2 (en) 2015-12-30 2018-05-29 Invensas Corporation Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces
US9935075B2 (en) 2016-07-29 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding
TW202414634A (en) 2016-10-27 2024-04-01 美商艾德亞半導體科技有限責任公司 Structures and methods for low temperature bonding
US10438907B2 (en) * 2016-12-11 2019-10-08 Cyntec Co., Ltd. Wireless package with antenna connector and fabrication method thereof
US10299368B2 (en) 2016-12-21 2019-05-21 Invensas Corporation Surface integrated waveguides and circuit structures therefor
JP7077650B2 (en) * 2018-02-16 2022-05-31 トヨタ自動車株式会社 Bonding device and bonding method
JP7060989B2 (en) * 2018-03-22 2022-04-27 セイコーインスツル株式会社 Connection structure of electronic parts, electronic devices, manufacturing methods of electronic devices
CN113130432B (en) 2019-12-30 2022-12-27 华为机器有限公司 Electronic module and electronic equipment
TW202216589A (en) * 2020-09-17 2022-05-01 美商美國琳得科股份有限公司 Nanofiber film tension control
EP4272249A4 (en) 2020-12-30 2024-12-25 Adeia Semiconductor Bonding Technologies Inc. STRUCTURE WITH CONDUCTIVE FEATURE AND METHOD FOR ITS PRODUCTION
KR102698967B1 (en) * 2021-10-25 2024-08-23 엘지전자 주식회사 Pet Feeding Device

Family Cites Families (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US35119A (en) * 1862-04-29 Improvement in corn-sh ellers
US3342189A (en) 1964-06-04 1967-09-19 Loretta M Houston Elevated wig for forming an enlarged hairdo
US3373481A (en) * 1965-06-22 1968-03-19 Sperry Rand Corp Method of electrically interconnecting conductors
DE2119567C2 (en) * 1970-05-05 1983-07-14 International Computers Ltd., London Electrical connection device and method for making the same
CA954635A (en) * 1972-06-06 1974-09-10 Microsystems International Limited Mounting leads and method of fabrication
US3811186A (en) * 1972-12-11 1974-05-21 Ibm Method of aligning and attaching circuit devices on a substrate
US3842189A (en) * 1973-01-08 1974-10-15 Rca Corp Contact array and method of making the same
US3952404A (en) * 1973-07-30 1976-04-27 Sharp Kabushiki Kaisha Beam lead formation method
DE2608250C3 (en) * 1976-02-28 1985-06-05 Telefunken electronic GmbH, 7100 Heilbronn Method for thermocompression joining of metal connection contacts located on semiconductor bodies with associated housing connection parts and device for carrying out the method
US4067104A (en) * 1977-02-24 1978-01-10 Rockwell International Corporation Method of fabricating an array of flexible metallic interconnects for coupling microelectronics components
US4326663A (en) * 1978-07-20 1982-04-27 Eltec Instruments, Inc. Pyroelectric detector
JPS6038809B2 (en) * 1979-11-20 1985-09-03 信越ポリマ−株式会社 Method for manufacturing elastic structure with anisotropic conductivity
US4472876A (en) * 1981-08-13 1984-09-25 Minnesota Mining And Manufacturing Company Area-bonding tape
US4447857A (en) * 1981-12-09 1984-05-08 International Business Machines Corporation Substrate with multiple type connections
US4705205A (en) * 1983-06-30 1987-11-10 Raychem Corporation Chip carrier mounting device
US4751199A (en) * 1983-12-06 1988-06-14 Fairchild Semiconductor Corporation Process of forming a compliant lead frame for array-type semiconductor packages
CA1220877A (en) * 1983-12-19 1987-04-21 David V. Lang Method of making contact to semiconductor device
GB8407847D0 (en) * 1984-03-27 1984-05-02 Emi Ltd Sensing apparatus
US4667219A (en) * 1984-04-27 1987-05-19 Trilogy Computer Development Partners, Ltd. Semiconductor chip interface
US4785137A (en) * 1984-04-30 1988-11-15 Allied Corporation Novel nickel/indium/other metal alloy for use in the manufacture of electrical contact areas of electrical devices
JPS61111561A (en) * 1984-10-05 1986-05-29 Fujitsu Ltd semiconductor equipment
JPS6191939A (en) * 1984-10-12 1986-05-10 Toshiba Corp Torch for semiconductor wire bonding
US4661192A (en) * 1985-08-22 1987-04-28 Motorola, Inc. Low cost integrated circuit bonding process
US4793814A (en) * 1986-07-21 1988-12-27 Rogers Corporation Electrical circuit board interconnect
US4955523A (en) * 1986-12-17 1990-09-11 Raychem Corporation Interconnection of electronic components
JP2533511B2 (en) * 1987-01-19 1996-09-11 株式会社日立製作所 Electronic component connection structure and manufacturing method thereof
US5086337A (en) * 1987-01-19 1992-02-04 Hitachi, Ltd. Connecting structure of electronic part and electronic device using the structure
US4812191A (en) * 1987-06-01 1989-03-14 Digital Equipment Corporation Method of forming a multilevel interconnection device
JP2641869B2 (en) * 1987-07-24 1997-08-20 三菱電機株式会社 Method for manufacturing semiconductor device
US5230931A (en) * 1987-08-10 1993-07-27 Semiconductor Energy Laboratory Co., Ltd. Plasma-assisted cvd of carbonaceous films by using a bias voltage
JPS6455633A (en) * 1987-08-26 1989-03-02 Nippon Denki Home Electronics Picture input signal generator
HU197469B (en) * 1987-10-23 1989-03-28 Laszlo Holakovszky Spectacle like, wearable on head stereoscopic reproductor of the image
JPH01155633A (en) * 1987-12-14 1989-06-19 Hitachi Ltd Semiconductor device
US4926241A (en) * 1988-02-19 1990-05-15 Microelectronics And Computer Technology Corporation Flip substrate for chip mount
US5197892A (en) * 1988-05-31 1993-03-30 Canon Kabushiki Kaisha Electric circuit device having an electric connecting member and electric circuit components
JPH01313969A (en) * 1988-06-13 1989-12-19 Hitachi Ltd Semiconductor device
US4937653A (en) * 1988-07-21 1990-06-26 American Telephone And Telegraph Company Semiconductor integrated circuit chip-to-chip interconnection scheme
JPH02168662A (en) * 1988-09-07 1990-06-28 Hitachi Ltd Chip carrier
DE68919792T2 (en) * 1988-09-30 1995-08-03 Raychem Ltd Hybrid microchip connector.
FR2639763B1 (en) * 1988-11-29 1992-12-24 Schlumberger Ind Sa METHOD FOR PRODUCING AN ELECTRONIC MODULE AND ELECTRONIC MODULE AS OBTAINED BY THIS PROCESS
US5184207A (en) * 1988-12-07 1993-02-02 Tribotech Semiconductor die packages having lead support frame
US5055907A (en) * 1989-01-25 1991-10-08 Mosaic, Inc. Extended integration semiconductor structure with wiring layers
US5192716A (en) * 1989-01-25 1993-03-09 Polylithics, Inc. Method of making a extended integration semiconductor structure
JP2755696B2 (en) * 1989-03-14 1998-05-20 株式会社東芝 Semiconductor device and manufacturing method thereof
JPH04129180A (en) * 1989-12-19 1992-04-30 Rogers Corp Connecting element and manufacture thereof
US5049085A (en) * 1989-12-22 1991-09-17 Minnesota Mining And Manufacturing Company Anisotropically conductive polymeric matrix
JP2782874B2 (en) * 1989-12-27 1998-08-06 松下電器産業株式会社 Electric reel for fishing
US5471151A (en) * 1990-02-14 1995-11-28 Particle Interconnect, Inc. Electrical interconnect using particle enhanced joining of metal surfaces
US5047830A (en) * 1990-05-22 1991-09-10 Amp Incorporated Field emitter array integrated circuit chip interconnection
JPH04330744A (en) * 1990-09-14 1992-11-18 Mitsubishi Electric Corp Manufacture of semiconductor device
US5148265A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5148266A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
US5865365A (en) * 1991-02-19 1999-02-02 Hitachi, Ltd. Method of fabricating an electronic circuit device
US5173055A (en) * 1991-08-08 1992-12-22 Amp Incorporated Area array connector
US5131852A (en) * 1991-08-23 1992-07-21 Amp Incorporated Electrical socket
US5152695A (en) * 1991-10-10 1992-10-06 Amp Incorporated Surface mount electrical connector
US5210939A (en) * 1992-04-17 1993-05-18 Intel Corporation Lead grid array integrated circuit
KR100209457B1 (en) * 1992-07-24 1999-07-15 토마스 디스테파노 Semiconductor connecting parts, manufacturing method thereof and semiconductor chip connecting method
DK0592969T4 (en) 1992-10-16 1999-12-27 Solvay Interox Gmbh Upon coating, sodium percarbonates stabilized
ATE168252T1 (en) * 1993-11-02 1998-08-15 Storz Karl Gmbh & Co INSTRUMENT FOR APPLYING PROSTHESES INSIDE THE BODY
US5455390A (en) * 1994-02-01 1995-10-03 Tessera, Inc. Microelectronics unit mounting with multiple lead bonding
US5518964A (en) * 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US5528083A (en) * 1994-10-04 1996-06-18 Sun Microsystems, Inc. Thin film chip capacitor for electrical noise reduction in integrated circuits
JP3108734B2 (en) 1996-05-23 2000-11-13 五洋建設株式会社 Demolition of temporary roof

Also Published As

Publication number Publication date
EP0870325A4 (en) 1998-10-14
WO1996002068A1 (en) 1996-01-25
US5913109A (en) 1999-06-15
US6104087A (en) 2000-08-15
ATE342582T1 (en) 2006-11-15
DE69535266D1 (en) 2006-11-23
DE69535266T2 (en) 2007-01-18
US5518964A (en) 1996-05-21
KR960006723A (en) 1996-02-23
JP3022949B2 (en) 2000-03-21
JP2898265B2 (en) 1999-05-31
US6635553B1 (en) 2003-10-21
AU2913595A (en) 1996-02-09
JPH10256314A (en) 1998-09-25
US6194291B1 (en) 2001-02-27
KR100211611B1 (en) 1999-08-02
US6080603A (en) 2000-06-27
JPH0855881A (en) 1996-02-27
EP0870325A1 (en) 1998-10-14
US5801441A (en) 1998-09-01

Similar Documents

Publication Publication Date Title
EP0870325B1 (en) Microelectronic mounting with multiple lead deformation
US5455390A (en) Microelectronics unit mounting with multiple lead bonding
US6265765B1 (en) Fan-out semiconductor chip assembly
US5959354A (en) Connection components with rows of lead bond sections
US6045655A (en) Method of mounting a connection component on a semiconductor chip with adhesives
US6211572B1 (en) Semiconductor chip package with fan-in leads
US6307260B1 (en) Microelectronic assembly fabrication with terminal formation from a conductive layer
US6221750B1 (en) Fabrication of deformable leads of microelectronic elements
US6361959B1 (en) Microelectronic unit forming methods and materials
EP0683517A2 (en) Semiconductor device having semiconductor chip bonded to circuit board through bumps and process of mounting thereof
US6891255B2 (en) Microelectronic packages having an array of resilient leads
US6737265B2 (en) Microelectronic unit forming methods and materials
US6959489B2 (en) Methods of making microelectronic packages
US20030008489A1 (en) Method of making bondable leads using positive photoresist and structures made therefrom
US6218213B1 (en) Microelectronic components with frangible lead sections
US7268304B2 (en) Microelectronic connection components having bondable wires
JPH0129061B2 (en)

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19970205

A4 Supplementary search report drawn up and despatched

Effective date: 19970813

AK Designated contracting states

Kind code of ref document: A4

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE

17Q First examination report despatched

Effective date: 20020117

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL PT SE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061011

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.

Effective date: 20061011

Ref country code: BE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061011

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20061011

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

RIC1 Information provided on ipc code assigned before grant

Ipc: H01R 12/22 20060101ALI20060906BHEP

Ipc: H01R 13/24 20060101ALI20060906BHEP

Ipc: H01L 23/498 20060101ALI20060906BHEP

Ipc: H01L 23/48 20060101ALI20060906BHEP

Ipc: H01L 21/56 20060101ALI20060906BHEP

Ipc: H01L 21/60 20060101AFI20060906BHEP

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69535266

Country of ref document: DE

Date of ref document: 20061123

Kind code of ref document: P

REG Reference to a national code

Ref country code: CH

Ref legal event code: NV

Representative=s name: ARNOLD & SIEDSMA AG

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070111

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070111

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070122

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070319

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20070712

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070630

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20070629

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20070112

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070629

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070629

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: CH

Payment date: 20080425

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20080630

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20080628

Year of fee payment: 14

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070629

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20100226

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090630

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090630

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090630

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20080424

Year of fee payment: 14

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100101

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20090629