[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

EP0195392A2 - Horizontal deflection circuit - Google Patents

Horizontal deflection circuit Download PDF

Info

Publication number
EP0195392A2
EP0195392A2 EP86103513A EP86103513A EP0195392A2 EP 0195392 A2 EP0195392 A2 EP 0195392A2 EP 86103513 A EP86103513 A EP 86103513A EP 86103513 A EP86103513 A EP 86103513A EP 0195392 A2 EP0195392 A2 EP 0195392A2
Authority
EP
European Patent Office
Prior art keywords
voltage
capacitor
horizontal deflection
deflection circuit
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP86103513A
Other languages
German (de)
French (fr)
Other versions
EP0195392B1 (en
EP0195392A3 (en
Inventor
Klaus Reh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia Deutschland GmbH
Original Assignee
Nokia Deutschland GmbH
Standard Elektrik Lorenz AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Deutschland GmbH, Standard Elektrik Lorenz AG filed Critical Nokia Deutschland GmbH
Publication of EP0195392A2 publication Critical patent/EP0195392A2/en
Publication of EP0195392A3 publication Critical patent/EP0195392A3/en
Application granted granted Critical
Publication of EP0195392B1 publication Critical patent/EP0195392B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22Circuits for controlling dimensions, shape or centering of picture on screen
    • H04N3/23Distortion correction, e.g. for pincushion distortion correction, S-correction
    • H04N3/233Distortion correction, e.g. for pincushion distortion correction, S-correction using active elements

Definitions

  • the invention relates to a horizontal drop circuit according to the preamble of claim 1.
  • a deflection circuit with raster correction for cathode ray tubes is known.
  • a second voltage source is temporarily coupled to the deflection generator of the deflection circuit, which effects a raster correction.
  • the coupling of the second voltage source is controllable and the control takes place via one of them vertical frequency voltage influenced pulse width modulator. This is to eliminate distortion in the east / west direction on the cathode ray tube.
  • the invention has for its object to provide a horizontal deflection with raster correction for a cathode ray tube, which has a simpler circuit structure.
  • a charging coil LS is connected to the connection point of the deflection coil AS with the forward capacitor Cyist, the other connection of which is connected to the positive operating voltage + U A.
  • the base of transistor T 1 is connected to an oscillator G, which generates a horizontal frequency voltage. This horizontal frequency voltage is synchronized via a synchronous voltage applied to terminal C.
  • the connection point of the forward capacitor Cy with the return capacitor C R and with the bidirectional switch is referred to as the base point A.
  • This base point A is connected to the zero potential via an NPN transistor T2. From base A, a capacitor C 1 is still connected to the zero potential. Through this capacitor C1, the base point A is directly at the zero potential in terms of AC voltage, while its DC voltage level is influenced by the transistor T2.
  • the base of the transistor T2 is connected to the output B of a control amplifier OP.
  • the control voltage U R generated by the control amplifier OP controls the transistor T2 in such a way that the desired raster correction and image width is achieved.
  • the vertical frequency voltage Uv is applied to the control amplifier OP in order to compensate for the 0 / W distortion as usual.
  • the change in image width that occurs when the beam current changes is avoided by the voltage U 1 .
  • volume peaks can lead to such a load on the operating voltage + U A that a change in the width of the picture occurs. That is why the voltage U T is switched on to the control amplifier, which counteracts these changes
  • the anode of the diode D2 whose cathode is connected to a capacitor C2 connected to zero potential, is connected to the connection point of the deflection coil AS with the return capacitor C R.
  • a DC voltage is obtained from the return pulses present on the deflection coil AS, which serves on the one hand as a voltage U G2 for the second grid of the cathode ray tube and on the other hand via the resistor R as a voltage U to the control amplifier OP
  • the height of the recovery pulses at the deflection coil AS corresponds to the image width of the image displayed with the cathode ray tube.
  • the voltage U at the control amplifier OP is the actual value of the image width and the control voltage U R is obtained in the control amplifier from the comparison with the reference voltage U Ref . From this it can be seen that a closed control loop is present for the bit width stabilization.
  • the further voltages Uv, U, and U T applied to the control amplifier OP control the horizontal deflection in such a way that a constant image width is maintained
  • a diode D3 is connected to the base point A with its anode, the cathode of which is connected to a positive voltage + U B.
  • This positive voltage + U B can be, for example, 17 volts.

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Details Of Television Scanning (AREA)

Abstract

Bei der Horizontal-Ablenkschaltung wird der gemeinsame Fußpunkt (A) des Zweirichtungsschalters (D1, T1), des Hinlauf- (CY) und des Rücklaufkondensators (CR) über einen Transistor (T2) mit dem Nullpotential verbunden. Der Transistor (T2) wird von der Regelspannung (UR) für eine konstante Bildbreite und Rasterkorrektur gesteuert. Dem Transistor (T2) kann ein Kondensator (C1) und eine vorgespannte Diode (D3) parallel geschaltet sein.In the horizontal deflection circuit, the common base point (A) of the bidirectional switch (D1, T1), the forward (CY) and the return capacitor (CR) is connected to the zero potential via a transistor (T2). The transistor (T2) is controlled by the control voltage (UR) for a constant image width and raster correction. A capacitor (C1) and a biased diode (D3) can be connected in parallel to the transistor (T2).

Description

Die Erfindung bezieht sich auf eine Horizonfal-Ablsnkschaltung gemäß dem Oberbegriff des Anspruchs 1.The invention relates to a horizontal drop circuit according to the preamble of claim 1.

Aus der DE-PS 31 26 791 ist eine Ablenkschaltung mit Rasterkorrektur für Kathodenstrahlröhren bekannt Bei dieser Ablenkschaltung wird zeitweise eine zweite Spannungsquelle an den Ablenkgenerator der Ablenkschaltung angekoppelt, die eine Rasterkorrektur bewirkt Die Ankopplung der zweiten Spannungsquelle ist steuerbar und die Steuerung erfolgt über einen von einer vertikalfrequenten Spannung beeinflußten Impulsbreitenmodulator. Damit soll eine Verzeichnung in Ost/West-Richtung auf der Kathodenstrahlröhre beseitigt werden.From DE-PS 31 26 791 a deflection circuit with raster correction for cathode ray tubes is known. In this deflection circuit, a second voltage source is temporarily coupled to the deflection generator of the deflection circuit, which effects a raster correction. The coupling of the second voltage source is controllable and the control takes place via one of them vertical frequency voltage influenced pulse width modulator. This is to eliminate distortion in the east / west direction on the cathode ray tube.

Der Erfindung liegt die Aufgabe zugrunde, eine Horizontal-Ablenkschatiung mit Rasterkorrektur für eine Kathodenstrahlröhre anzugeben, die einen einfacheren Schaltungsaufbau hat.The invention has for its object to provide a horizontal deflection with raster correction for a cathode ray tube, which has a simpler circuit structure.

Die Lösung dieser Aufgabe erfolgt mit den im Anspruch 1 angegebenen Mitteln. Vorteilhafte Ausgestattungen der Erfindung sind in den Unteransprüchen 2 bis 5 enthalten.This object is achieved with the means specified in claim 1. Advantageous configurations of the invention are contained in subclaims 2 to 5.

Die Erfindung wird nun anhand von einem in der Figur gezeigten Ausführungsbeispiel näher ertäufert In der Figur ist schematisch der Stromlaufplan einer Horizontat-Ablenkschaltung dargestelltThe invention will now be baptized in more detail on the basis of an exemplary embodiment shown in the figure. The circuit diagram of a horizontal deflection circuit is shown schematically in the figure

Parallel zu der Reihenschaltung aus der Ablenkspule AS und dem Hinlaufkondensator Cy sind der Rücklautkondensator CR und der Zweirichtungsschalter; bestehend aus einem NPN-Transistor T1 und einer Diode D1,angeordnet An den Verbindungspunkt der Ablenkspule AS mit dem Hinlaufkondensator Cyist eine Ladespule LS angeschlossen, deren anderer Anschluß mit der positiven Betriebsspannung +UA verbunden ist. Die Basis des Transistors T1 ist mit einem Oszillator G verbunden, der eine horizontatfrequente Spannung erzeugt Diese horizontalfrequente Spannung wird über eine an der Klemme C anliegende Synchronspannung synchronisiertParallel to the series connection of the deflection coil AS and the forward capacitor Cy are the back-sounding capacitor C R and the bidirectional switch; Consisting of an NPN transistor T1 and a diode D1, a charging coil LS is connected to the connection point of the deflection coil AS with the forward capacitor Cyist, the other connection of which is connected to the positive operating voltage + U A. The base of transistor T 1 is connected to an oscillator G, which generates a horizontal frequency voltage. This horizontal frequency voltage is synchronized via a synchronous voltage applied to terminal C.

Der Verbindungspunkt des Hinlaufkondensators Cy mit dem Rücklaufkondensator CR und mit dem Zweirichtungsschalter ist als Fußpunkt A bezeichnet Dieser Fußpunkt A ist über einen NPN-Transistor T2 mit dem Nullpotential verbunden. Vom Fußpunkt A ist weiterhin ein Kondensator C1 mit dem Nullpotential verbunden. Durch diesen Kondensator C1 liegt der Fußpunkt A wechselspannungsmäßig direkt auf dem Nullpotential, während sein Gleichspannungsniveau durch den Transistor T2 beeinflußt wird.The connection point of the forward capacitor Cy with the return capacitor C R and with the bidirectional switch is referred to as the base point A. This base point A is connected to the zero potential via an NPN transistor T2. From base A, a capacitor C 1 is still connected to the zero potential. Through this capacitor C1, the base point A is directly at the zero potential in terms of AC voltage, while its DC voltage level is influenced by the transistor T2.

Hierzu ist die Basis des Transistors T2 mit dem Ausgang B eines Regelverstärkers OP verbunden. Die vom Regelverstärker OP erzeugte Regelspannung UR steuert den Transistor T2 derart, daß die gewünschte Rasterkorrektur und Bildbreite erreicht wird.For this purpose, the base of the transistor T2 is connected to the output B of a control amplifier OP. The control voltage U R generated by the control amplifier OP controls the transistor T2 in such a way that the desired raster correction and image width is achieved.

Zur Erzeugung der Regelspannung UR sind an den Regelverstärker OP folgende Spannungen angelegt:

  • -die Referenzspannung URef,
  • -eine aus den Rücklaufimpulsen gewonnene Gleichspannung U,
  • -eine vertikalfrequente Spannung Uv,
  • -eine dem Strahlstrom der Kathodenstrahlröhre entsprechende Spannung U1 und
  • -eine von der Betriebsspannung der Tonstufe abhängige Spannung UT.
To generate the control voltage U R , the following voltages are applied to the control amplifier OP:
  • the reference voltage U Ref ,
  • a direct voltage U obtained from the return pulses,
  • a vertical frequency voltage U v ,
  • a voltage U 1 and corresponding to the beam current of the cathode ray tube
  • a voltage U T dependent on the operating voltage of the tone stage.

Die vertikalftequente Spannung Uv wird an den Regelverstärker OP angetegt, um wie üblich die 0/W-Verzeichnung auszugleichen. Die bei sich änderndem Strahlstrom auftretende Bildbreitenänderung wird durch die Spannung U1 vermieden. Bei Tonstufen mit großer Leistung können Lautstärkespitzen zu einer derartigen Belastung der Betriebsspannung +U A führen, daß eine Bifdbreiteriänderung auftritt Deswegen ist die Spannung UT an den Regelverstärker angeschaltet die diesen Änderungen entgegenwirktThe vertical frequency voltage Uv is applied to the control amplifier OP in order to compensate for the 0 / W distortion as usual. The change in image width that occurs when the beam current changes is avoided by the voltage U 1 . In the case of tone stages with high power, volume peaks can lead to such a load on the operating voltage + U A that a change in the width of the picture occurs. That is why the voltage U T is switched on to the control amplifier, which counteracts these changes

Die Gewinnung der Spannungen Uv , U1 und UT ist nicht im einzelnen dargestellt, während die Erzeugung der Spannung U nachfolgend beschrieben ist.The generation of the voltages U v , U 1 and U T is not shown in detail, while the generation of the voltage U is described below.

An den Verbindungspunkt der Ablenkspule AS mit dem Rücklauflcondensator CR ist die Anode der Diode D2 angeschlossen, deren Kathode mit einem gegen Nullpotential geschalteten Kondensator C2 verbunden ist. Mit der Diode D2 und dem Kondensator C2 wird aus den an der Ablenkspule AS vorhandenen Rücklaufimpulsen eine Gleichspannung gewonnen, die zum einen als Spannung UG2 für das zweite Gitter der Kathodenstrahlröhre dient und die zum anderen über den Widerstand R als Spannung U an den Regelverstärker OP gelegt ist Die Höhe der Rückfaufimpulse an der Ablenkspule AS entspricht der Bildbreite des mit der Kathodenstrahlröhre dargestellten Bildes. Entsprechend ist die Spannung U am Regelverstärker OP der istwert der Bildbreite und aus dem Vergleich mit der Referenzspannung URef wird im Regelverstärker die Regelspannung U R gewonnen. Hieraus ist ersichtlich, daß für die Bitdbreitenstabilisierung ein geschlossener Regelkreis vorhanden ist Die weiteren am Regelverstärker OP anliegenden Spannungen Uv, U , und UT steuern die Horizontalablenkung derart, daß eine konstante Bildbreite erhalten bleibtThe anode of the diode D2, whose cathode is connected to a capacitor C2 connected to zero potential, is connected to the connection point of the deflection coil AS with the return capacitor C R. With the diode D2 and the capacitor C2, a DC voltage is obtained from the return pulses present on the deflection coil AS, which serves on the one hand as a voltage U G2 for the second grid of the cathode ray tube and on the other hand via the resistor R as a voltage U to the control amplifier OP The height of the recovery pulses at the deflection coil AS corresponds to the image width of the image displayed with the cathode ray tube. Correspondingly, the voltage U at the control amplifier OP is the actual value of the image width and the control voltage U R is obtained in the control amplifier from the comparison with the reference voltage U Ref . From this it can be seen that a closed control loop is present for the bit width stabilization. The further voltages Uv, U, and U T applied to the control amplifier OP control the horizontal deflection in such a way that a constant image width is maintained

Um für den Transistor T2 eine einfache Type verwenden zu können, ist an den Fußpunkt A mit ihrer Anode eine Diode D3 angeschaltet, deren Kathode mit einer positiven Spannung +UB verbunden ist. Diese positive Spannung+UB kann beispielsweise 17 Volt betragen. Wenn nun durch einen Fehler im Oszillator G oder durch einen Fehler in den mit dem Fußpunkt A verbundenen Bauteilen die Spannung am Fußpunkt A über die an der Kathode der Diode D3 liegenden pösitiven Spannung plus der Durchlaßspannung der Diode D3 ansteigt, dann wird die Diode D3 leitend und bewahrt damit den Transistor T2 und den Kondensator C1 vor einer unzulässig hohen Spannung.In order to be able to use a simple type for the transistor T2, a diode D3 is connected to the base point A with its anode, the cathode of which is connected to a positive voltage + U B. This positive voltage + U B can be, for example, 17 volts. If, due to a fault in the oscillator G or a fault in the components connected to the base point A, the voltage at the base point A rises above the positive voltage present at the cathode of the diode D3 plus the forward voltage of the diode D3, then the diode D3 becomes conductive and thus protects the transistor T2 and the capacitor C1 from an impermissibly high voltage.

Claims (5)

1. Horizontal-Ablenkschaltung mit Rasterkorrektur für eine Kathodenstrahlröhre, bestehend aus der Parallelschaltung einer in Reihe mit einem Hinlaufkondensator liegenden Ablenkspule mit einem Rücklaufkondensator und mit einem Zweirichtungsschalter, der von einem Oszillator gesteuert wird, dadurch gekennzeichnet daß der Hinlaufkondensator (Cy), der Rücklaufkondensator (CR) und der Zweirichtungsschalter (T1, D1) gemeinsam (Fußpunkt A) über einen von einer Regelspannung (UR) für die Bildbreite und die Rasterkorrektur gesteuerten Transistor (T2) mit Nullpotential verbunden sind.1. Horizontal deflection circuit with raster correction for a cathode ray tube, consisting of the parallel connection of a deflection coil lying in series with a forward capacitor with a return capacitor and with a bidirectional switch, which is controlled by an oscillator, characterized in that the forward capacitor (Cy), the return capacitor ( CR) and the bidirectional switch (T1, D1) are connected together (base point A) via a transistor (T2) controlled by a control voltage (U R ) for the image width and the raster correction with zero potential. 2. Horizontat-Ablenkschaltung nach Anspruch 1, dadurch gekennzeichnet, daß parallel zum Transistor (T2) ein Kondensator (C1) angeordnet ist2. horizontal deflection circuit according to claim 1 , characterized in that a capacitor (C1) is arranged in parallel with the transistor (T2) 3. Horizontal-Ablenkschaltung nach Anspruch 2, dadurch gekennzeichnet, daß an den gemeinsamen Fußpunkt (A) eine Diode (D3) mit ihrer Anode angeschaltet ist, deren Kathode mit einer positiven Spannung (+ UB)verbunden ist3. Horizontal deflection circuit according to claim 2, characterized characterized in that a diode (D3) with its anode is connected to the common base (A), the cathode of which is connected to a positive voltage (+ U B ) 4. Horizontal-Ablenkschaltung nach Anspruch 1, dadurch gekennzeichnet, daß die Basis des Transistors (T2) mit dem Ausgäng (B) eines Regelverstärkers (OP) verbunden ist, an dem eine Referenzspannung (URef), eine aus den Rücklaufimpulsen gewonnene Gleichspannung (U) und weitere die Rasterkorrektur bewirkende Spannungen anliegen.4. Horizontal deflection circuit according to claim 1, characterized in that the base of the transistor (T2) is connected to the output (B) of a control amplifier (OP) at which a reference voltage (U Ref ), a DC voltage obtained from the return pulses ( U) and other voltages causing the grid correction are present. 5. Horizontal-Ablenkschaltung nach Anspruch 4, dadurch gekennzeichnet, daß die an den Regelverstärker (OP) anliegenden weiteren Spannungen eine vertikalfrequente (Uv), eine dem Strahlstrom der Kathodenstrahlröhre entsprechende (U1) und eine von der Betriebsspannung der Tonstufe abhängige (UT) Spannung sind.5. Horizontal deflection circuit according to claim 4, characterized in that the voltages applied to the control amplifier (OP) have a vertical frequency (U v ), a corresponding to the beam current of the cathode ray tube (U 1 ) and one dependent on the operating voltage of the tone stage (U T ) are tension.
EP86103513A 1985-03-21 1986-03-15 Horizontal deflection circuit Expired - Lifetime EP0195392B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3510138 1985-03-21
DE19853510138 DE3510138A1 (en) 1985-03-21 1985-03-21 HORIZONTAL DISTRIBUTION

Publications (3)

Publication Number Publication Date
EP0195392A2 true EP0195392A2 (en) 1986-09-24
EP0195392A3 EP0195392A3 (en) 1988-11-02
EP0195392B1 EP0195392B1 (en) 1992-07-22

Family

ID=6265841

Family Applications (1)

Application Number Title Priority Date Filing Date
EP86103513A Expired - Lifetime EP0195392B1 (en) 1985-03-21 1986-03-15 Horizontal deflection circuit

Country Status (9)

Country Link
US (1) US4651063A (en)
EP (1) EP0195392B1 (en)
JP (1) JPS61219267A (en)
DE (2) DE3510138A1 (en)
DK (1) DK127886A (en)
ES (1) ES8703074A1 (en)
FI (1) FI861042A (en)
NO (1) NO860738L (en)
PT (1) PT82211B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0530809A1 (en) * 1991-09-06 1993-03-10 Sony Corporation Deflection current generating circuits

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8601347A (en) * 1986-05-27 1987-12-16 Philips Nv LINE DEFLECTION IN AN IMAGE DISPLAY.
DE3743601C3 (en) * 1986-12-31 1995-04-20 Gold Star Co High voltage stabilization circuit for overheating protection
GB9218735D0 (en) * 1992-09-04 1992-10-21 Thomson Consumer Electronics Horizontal deflection waveform correction circuit

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2228194A1 (en) * 1971-06-09 1972-12-21 Sony Corp Voltage regulating circuit
US4282460A (en) * 1979-11-19 1981-08-04 Rca Corporation Deflection and power supply circuit with reduced start-up drive
US4298829A (en) * 1980-02-08 1981-11-03 Rca Corporation Power supply and deflection circuit with raster size compensation
JPS58196768A (en) * 1982-05-11 1983-11-16 Nec Corp Horizontal deflecting circuit

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5419324A (en) * 1977-07-14 1979-02-14 Sony Corp Current control circuit
US4329729A (en) * 1980-06-23 1982-05-11 Rca Corporation Side pincushion modulator circuit with overstress protection

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2228194A1 (en) * 1971-06-09 1972-12-21 Sony Corp Voltage regulating circuit
US4282460A (en) * 1979-11-19 1981-08-04 Rca Corporation Deflection and power supply circuit with reduced start-up drive
US4298829A (en) * 1980-02-08 1981-11-03 Rca Corporation Power supply and deflection circuit with raster size compensation
JPS58196768A (en) * 1982-05-11 1983-11-16 Nec Corp Horizontal deflecting circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACT OF JAPAN, Band 8, Nr. 39 (E-228)[1476], 21. Februar 1984; & JP - A - 58 196 768 (NIPPON DENKI K.K.) 16.11.1983 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0530809A1 (en) * 1991-09-06 1993-03-10 Sony Corporation Deflection current generating circuits
US5285133A (en) * 1991-09-06 1994-02-08 Sony Corporation Deflection current generating circuits

Also Published As

Publication number Publication date
PT82211A (en) 1986-04-01
DK127886D0 (en) 1986-03-20
ES553239A0 (en) 1987-01-16
DE3686072D1 (en) 1992-08-27
US4651063A (en) 1987-03-17
FI861042A (en) 1986-09-22
DE3510138A1 (en) 1986-09-25
PT82211B (en) 1992-05-29
EP0195392B1 (en) 1992-07-22
EP0195392A3 (en) 1988-11-02
NO860738L (en) 1986-09-22
DK127886A (en) 1986-09-22
JPS61219267A (en) 1986-09-29
ES8703074A1 (en) 1987-01-16
FI861042A0 (en) 1986-03-13

Similar Documents

Publication Publication Date Title
DE3036878C2 (en) Deflection circuit with east-west pillow correction
DE2228194A1 (en) Voltage regulating circuit
EP0119282B1 (en) Television receiver with an automatic digital adjustment system
DE4113922B4 (en) Circuit arrangement for stabilizing the high voltage for a video image display device
DE3608597C2 (en) Circuit for generating a deflection frequency parabolic convergence current component
DE3047340A1 (en) "DISPLAY DEVICE"
EP0285114A1 (en) Line deflection circuit for a picture tube
EP0195392B1 (en) Horizontal deflection circuit
DE3410615C2 (en)
DE3785477T2 (en) Grid adjustment circuit for a distraction system.
EP0052180B1 (en) High-voltage stabilizing circuit for cathode ray tubes
DE1145670B (en) Circuit arrangement for dynamic refocusing of electrostatically focused electron beam tubes
DE883923C (en) Circuit arrangement for eliminating or reducing the interference signal
EP0103709B1 (en) Circuit arrangement for the correction of e-w pin cushion corrections
DE2513477A1 (en) CIRCUIT ARRANGEMENT FOR SCREEN CORRECTION
DE2527099C3 (en) Vertical deflection circuit for a television receiver
DE2634344A1 (en) GRID CENTERING
DE2918798C2 (en) Circuit for stabilizing the image width in a television receiver
DE2556933B2 (en) Deflection circuit
DE2449476A1 (en) HORIZONTAL DEFLECTION CIRCUIT FOR TELEVISION RECEIVER
EP0582599B1 (en) Circuit for high voltage stabilization in a television receiver
DE3331567A1 (en) Circuit for the East-West pincushion correction in a colour television receiver
DE968007C (en) Circuit to prevent the occurrence of high alternating voltages at the cathode of the pre-stressed linearization diode in saw tooth current generators
DE1253754B (en) Circuit for stabilizing a high voltage taken from a saw tooth current generator
DE2065490C3 (en) Color television display apparatus comprising a television display tube and deflection coil system for use in such

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): BE DE FR GB IT NL SE

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): BE DE FR GB IT NL SE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NOKIA GRAETZ GESELLSCHAFT MIT BESCHRAENKTER HAFTUN

17P Request for examination filed

Effective date: 19890119

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NOKIA UNTERHALTUNGSELEKTRONIK (DEUTSCHLAND) GMBH

17Q First examination report despatched

Effective date: 19910118

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: NOKIA (DEUTSCHLAND) GMBH

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): BE DE FR GB IT NL

ITF It: translation for a ep patent filed
GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
REF Corresponds to:

Ref document number: 3686072

Country of ref document: DE

Date of ref document: 19920827

ET Fr: translation filed
ITTA It: last paid annual fee
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20030327

Year of fee payment: 18

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20041001

NLV4 Nl: lapsed or anulled due to non-payment of the annual fee

Effective date: 20041001

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20050308

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20050309

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20050310

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20050330

Year of fee payment: 20

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: BE

Payment date: 20050509

Year of fee payment: 20

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF EXPIRATION OF PROTECTION

Effective date: 20060314

REG Reference to a national code

Ref country code: GB

Ref legal event code: PE20

BE20 Be: patent expired

Owner name: *NOKIA (DEUTSCHLAND) G.M.B.H.

Effective date: 20060315