[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

DE69218280D1 - Elastischer Speicher des Doppelpuffertyps mit einem Paar-Datenspeichersperrschaltungen - Google Patents

Elastischer Speicher des Doppelpuffertyps mit einem Paar-Datenspeichersperrschaltungen

Info

Publication number
DE69218280D1
DE69218280D1 DE69218280T DE69218280T DE69218280D1 DE 69218280 D1 DE69218280 D1 DE 69218280D1 DE 69218280 T DE69218280 T DE 69218280T DE 69218280 T DE69218280 T DE 69218280T DE 69218280 D1 DE69218280 D1 DE 69218280D1
Authority
DE
Germany
Prior art keywords
pair
data storage
type elastic
double buffer
buffer type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69218280T
Other languages
English (en)
Other versions
DE69218280T2 (de
Inventor
Hideyuki Hirata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Application granted granted Critical
Publication of DE69218280D1 publication Critical patent/DE69218280D1/de
Publication of DE69218280T2 publication Critical patent/DE69218280T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
DE69218280T 1991-04-11 1992-04-10 Elastischer Speicher des Doppelpuffertyps mit einem Paar-Datenspeichersperrschaltungen Expired - Fee Related DE69218280T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3078084A JP2874375B2 (ja) 1991-04-11 1991-04-11 ダブルバッファ形エラスティック・ストア

Publications (2)

Publication Number Publication Date
DE69218280D1 true DE69218280D1 (de) 1997-04-24
DE69218280T2 DE69218280T2 (de) 1997-06-26

Family

ID=13651982

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69218280T Expired - Fee Related DE69218280T2 (de) 1991-04-11 1992-04-10 Elastischer Speicher des Doppelpuffertyps mit einem Paar-Datenspeichersperrschaltungen

Country Status (6)

Country Link
US (1) US5327391A (de)
EP (1) EP0508811B1 (de)
JP (1) JP2874375B2 (de)
AU (1) AU648403B2 (de)
CA (1) CA2065754C (de)
DE (1) DE69218280T2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5768624A (en) * 1996-02-28 1998-06-16 Opti Inc. Method and apparatus for employing ping-pong buffering with one level deep buffers for fast DRAM access
KR100301054B1 (ko) * 1999-04-07 2001-10-29 윤종용 데이터 입출력 버스의 전송 데이터율을 향상시키는 반도체 메모리장치 및 이를 구비하는 메모리 모듈
US6400642B1 (en) 2000-03-24 2002-06-04 Cypress Semiconductor Corp. Memory architecture
US6240031B1 (en) * 2000-03-24 2001-05-29 Cypress Semiconductor Corp. Memory architecture
JP3415567B2 (ja) 2000-06-21 2003-06-09 エヌイーシーマイクロシステム株式会社 Ｕｓｂ転送制御方法およびｕｓｂコントローラ
US20020126707A1 (en) * 2001-03-08 2002-09-12 Marcus Tong System and method for rate adaptation in a wireless communication system
US7103129B2 (en) * 2001-03-15 2006-09-05 Siemens Communications, Inc. System and method for rate adaptation in a wireless communication system
DE10117614B4 (de) * 2001-04-07 2005-06-23 Infineon Technologies Ag Verfahren zum Betreiben eines Halbleiterspeichers mit doppelter Datenübertragungsrate und Halbleiterspeicher
JP4825065B2 (ja) * 2006-06-30 2011-11-30 株式会社オー・エフ・ネットワークス クロック乗せ換え回路

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1160041B (it) * 1978-11-06 1987-03-04 Sits Soc It Telecom Siemens Memoria elastica per demultiplatore sincrono di particolare applicazione nei sistemi di trasmissione a divisione di tempo
JPS5566927A (en) * 1978-11-13 1980-05-20 Mitsubishi Gas Chem Co Inc Curable resin composition
JPS5715271A (en) * 1980-06-30 1982-01-26 Toshiba Corp Memory device
JPS60197093A (ja) * 1984-03-21 1985-10-05 Nec Corp エラステイツクバツフア兼用時間スイツチ
JPS6190542A (ja) * 1984-10-09 1986-05-08 Nec Corp フレ−ムアライナ
DE3543911A1 (de) * 1984-12-14 1986-06-26 Mitsubishi Denki K.K., Tokio/Tokyo Digitale verzoegerungseinheit
JPH0626328B2 (ja) * 1985-03-29 1994-04-06 沖電気工業株式会社 フレ−ムアライナ装置
JPS61240726A (ja) * 1985-04-17 1986-10-27 Nec Corp メモリ回路装置
US4835377A (en) * 1987-06-10 1989-05-30 Brown Richard R Programmer for identification system
US5093807A (en) * 1987-12-23 1992-03-03 Texas Instruments Incorporated Video frame storage system
US5172379A (en) * 1989-02-24 1992-12-15 Data General Corporation High performance memory system
JP2669697B2 (ja) * 1989-07-18 1997-10-29 富士通株式会社 エラスティックストアメモリの読出し制御方式
US5121354A (en) * 1990-03-12 1992-06-09 International Business Machines Corp. Random access memory with access on bit boundaries
US5121360A (en) * 1990-06-19 1992-06-09 International Business Machines Corporation Video random access memory serial port access

Also Published As

Publication number Publication date
EP0508811A3 (en) 1993-04-28
JPH04312094A (ja) 1992-11-04
EP0508811B1 (de) 1997-03-19
CA2065754A1 (en) 1992-10-12
EP0508811A2 (de) 1992-10-14
CA2065754C (en) 1996-05-14
AU1487392A (en) 1992-10-15
AU648403B2 (en) 1994-04-21
JP2874375B2 (ja) 1999-03-24
US5327391A (en) 1994-07-05
DE69218280T2 (de) 1997-06-26

Similar Documents

Publication Publication Date Title
DE69331448D1 (de) Dataprozessor mit einem Cachespeicher
DE69128021D1 (de) Lese-/Schreibe-Speicher mit einem verbesserten Schreibtreiber
GB9101475D0 (en) Memory architecture using page mode writes and single level write buffering
DE69217761D1 (de) Lese- und Schreibschaltung für einen Speicher
DE69324775D1 (de) Plattenaufzeichnungs- und/oder Wiedergabegerät mit einem Pufferspeicher
DE69432133D1 (de) Datenprozessor mit Cache-Speicher
DE69131734D1 (de) Datenprozessor mit verschachteltem DRAM-Speicher
DE69129913D1 (de) Datenprozessor mit aufgeschobenem Laden eines Cache-Speichers
DE69227660D1 (de) Speicher mit hin- und herbewegendem Kopf
DE3852907D1 (de) Karte mit einem Datenspeicher aus ferroelektrischen Flüssigkristallen.
DE69316162D1 (de) Methode zum Schreiben von Daten in einen nichtflüchtigen Halbleiterspeicher
NO961878L (no) Massedatalager-bibliotek
EP0499422A3 (en) Page transfer in a data sharing environment with record locking
EP0329942A3 (en) Store queue for a tightly coupled multiple processor configuration with two-level cache buffer storage
DE69110985D1 (de) Gesteuerte aufzeichnung in einem schnellbildaufnahmegerät mit festkörperspeicher.
EP0472829A3 (en) Multicomputer complex and distributed shared data memory
DE68902193D1 (de) Datenspeicheranordnung.
DE69120982D1 (de) Datenspeicher mit Cache-Speicher und Verfahren dafür
DE69027907D1 (de) Datenspeicherzugriff
DE69218280D1 (de) Elastischer Speicher des Doppelpuffertyps mit einem Paar-Datenspeichersperrschaltungen
DE68925336D1 (de) Datenverarbeitungsvorrichtung mit Cache-Speicher
ITMI922615A0 (it) Dispositivo di memoria a semiconduttore per memorizzare dati e bit di parita'
DE69204143D1 (de) Datenverarbeitungsanordnung mit Speicheranordnung.
EP0514763A3 (en) A data processor having a logical register content-addressable memory
FR2614982B1 (fr) Metre numerique a lecture directe, travaillant en absolu avec memoire et restitution de l'information

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee