DE69033190D1 - Verfahren und Gerät zur Korrektur von positivem und negativem Überlauf - Google Patents
Verfahren und Gerät zur Korrektur von positivem und negativem ÜberlaufInfo
- Publication number
- DE69033190D1 DE69033190D1 DE69033190T DE69033190T DE69033190D1 DE 69033190 D1 DE69033190 D1 DE 69033190D1 DE 69033190 T DE69033190 T DE 69033190T DE 69033190 T DE69033190 T DE 69033190T DE 69033190 D1 DE69033190 D1 DE 69033190D1
- Authority
- DE
- Germany
- Prior art keywords
- negative overflow
- correcting positive
- correcting
- positive
- overflow
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49905—Exception handling
- G06F7/4991—Overflow or underflow
- G06F7/49921—Saturation, i.e. clipping the result to a minimum or maximum value
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Image Processing (AREA)
- Image Generation (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/438,636 US5038314A (en) | 1989-11-17 | 1989-11-17 | Method and apparatus for correction of underflow and overflow |
Publications (1)
Publication Number | Publication Date |
---|---|
DE69033190D1 true DE69033190D1 (de) | 1999-08-05 |
Family
ID=23741409
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE69033190T Expired - Lifetime DE69033190D1 (de) | 1989-11-17 | 1990-10-30 | Verfahren und Gerät zur Korrektur von positivem und negativem Überlauf |
Country Status (5)
Country | Link |
---|---|
US (1) | US5038314A (de) |
EP (1) | EP0430441B1 (de) |
JP (1) | JPH03244023A (de) |
CA (1) | CA2030188A1 (de) |
DE (1) | DE69033190D1 (de) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5189636A (en) * | 1987-11-16 | 1993-02-23 | Intel Corporation | Dual mode combining circuitry |
US5164914A (en) * | 1991-01-03 | 1992-11-17 | Hewlett-Packard Company | Fast overflow and underflow limiting circuit for signed adder |
DE69424626T2 (de) * | 1993-11-23 | 2001-01-25 | Hewlett-Packard Co., Palo Alto | Parallele Datenverarbeitung in einem Einzelprozessor |
US5448509A (en) * | 1993-12-08 | 1995-09-05 | Hewlett-Packard Company | Efficient hardware handling of positive and negative overflow resulting from arithmetic operations |
US5553015A (en) * | 1994-04-15 | 1996-09-03 | International Business Machines Corporation | Efficient floating point overflow and underflow detection system |
JPH1091395A (ja) * | 1996-09-13 | 1998-04-10 | Toshiba Corp | プロセッサ |
JP2003153006A (ja) * | 2001-11-16 | 2003-05-23 | Ricoh Co Ltd | 画像処理装置 |
US20080034027A1 (en) * | 2006-08-01 | 2008-02-07 | Linfeng Guo | Method for reducing round-off error in fixed-point arithmetic |
CN102654920B (zh) * | 2011-03-02 | 2014-05-14 | 扬智科技股份有限公司 | 用于向量图形的线段溢位修正方法 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL203878A (de) * | 1955-01-24 | |||
US3016193A (en) * | 1960-02-19 | 1962-01-09 | Ibm | Overflow indicator |
US3789206A (en) * | 1972-04-04 | 1974-01-29 | Bell Telephone Labor Inc | Threshold logic overflow detector for a three-input adder |
US4215415A (en) * | 1977-09-19 | 1980-07-29 | Nippon Electric Company, Ltd. | Recursive digital filter comprising a circuit responsive to first sum and feedback sign bits and second sum sign and integer bits for detecting overflow in the second sum |
JPS5674774A (en) * | 1979-11-22 | 1981-06-20 | Nec Corp | Arithmetic circuit with overflow detector |
JPS5776635A (en) * | 1980-10-31 | 1982-05-13 | Hitachi Ltd | Floating multiplying circuit |
US4429370A (en) * | 1981-04-23 | 1984-01-31 | Data General Corporation | Arithmetic unit for use in a data processing system for computing exponent results and detecting overflow and underflow conditions thereof |
JPS5921104A (ja) * | 1982-07-27 | 1984-02-03 | Matsushita Electric Ind Co Ltd | デイジタル制御発振器 |
CA1244955A (en) * | 1985-05-17 | 1988-11-15 | Yuichi Kawakami | Processing circuit capable of raising throughput of accumulation |
US4845666A (en) * | 1985-07-01 | 1989-07-04 | Pixar | Computer system for processing binary numbering format and determining the sign of the numbers from their two most significant bits |
JPS6211933A (ja) * | 1985-07-09 | 1987-01-20 | Nec Corp | 演算回路 |
DE3524981A1 (de) * | 1985-07-12 | 1987-01-22 | Siemens Ag | Anordnung mit einem saettigbaren carry-save-addierer |
US4722066A (en) * | 1985-07-30 | 1988-01-26 | Rca Corporation | Digital signal overflow correction apparatus |
JPH069028B2 (ja) * | 1986-02-18 | 1994-02-02 | 日本電気株式会社 | 演算装置 |
JPH0650462B2 (ja) * | 1986-02-18 | 1994-06-29 | 日本電気株式会社 | シフト数制御回路 |
JPS63211431A (ja) * | 1987-02-27 | 1988-09-02 | Rohm Co Ltd | 加算回路 |
JPS63262910A (ja) * | 1987-04-20 | 1988-10-31 | Matsushita Electric Ind Co Ltd | デイジタル演算回路 |
JPS63262909A (ja) * | 1987-04-20 | 1988-10-31 | Matsushita Electric Ind Co Ltd | デイジタル演算回路 |
JP2600293B2 (ja) * | 1988-06-10 | 1997-04-16 | 日本電気株式会社 | オーバーフロー補正回路 |
US4893267A (en) * | 1988-11-01 | 1990-01-09 | Motorola, Inc. | Method and apparatus for a data processor to support multi-mode, multi-precision integer arithmetic |
-
1989
- 1989-11-17 US US07/438,636 patent/US5038314A/en not_active Expired - Lifetime
-
1990
- 1990-10-30 DE DE69033190T patent/DE69033190D1/de not_active Expired - Lifetime
- 1990-10-30 EP EP90311863A patent/EP0430441B1/de not_active Expired - Lifetime
- 1990-11-16 JP JP2311219A patent/JPH03244023A/ja active Pending
- 1990-11-16 CA CA002030188A patent/CA2030188A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
EP0430441A3 (en) | 1992-09-30 |
EP0430441A2 (de) | 1991-06-05 |
US5038314A (en) | 1991-08-06 |
EP0430441B1 (de) | 1999-06-30 |
JPH03244023A (ja) | 1991-10-30 |
CA2030188A1 (en) | 1991-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68928468D1 (de) | Vorrichtung und Verfahren zur Kühlung von Substraten | |
DE3776056D1 (de) | Verfahren und vorrichtung zur daempfungsregelung. | |
DE3785890D1 (de) | Verfahren und einrichtung zur abstimmung. | |
DE68907344D1 (de) | Verfahren und vorrichtung zur anzeige von urinbestandteilen. | |
DE69127187D1 (de) | Verfahren und Gerät zur Verbesserung von Bit-Bildern | |
DE69226511D1 (de) | Verfahren und Vorrichtung zur Belichtung von Substraten | |
DE69031099D1 (de) | Verfahren und Vorrichtung zur Erkennung und Korrektur von Rechtschreibfehlern | |
DE3382442D1 (de) | Verfahren und vorrichtung zur dekomposition von schaedlichen materialien. | |
DE3683958D1 (de) | Verfahren und vorrichtung zur guetepruefung von masken. | |
DE69123519D1 (de) | Verfahren und Vorrichtung zur Bestimmung von Ionen | |
DE3779278D1 (de) | Verfahren und programmierbare vorrichtung zur umkodierung von zeichenketten. | |
DE68919256D1 (de) | Verfahren und Vorrichtung zur Ermittlung von Zelleigenschaften. | |
DE69115234D1 (de) | Verfahren und Vorrichtung zur Handhabung von Wafern. | |
ATA92588A (de) | Verfahren zur verwertung von zinkhaeltigen huettenstaeuben und -schlaemmen | |
DD243201A5 (de) | Verfahren und vorrichtung zur effektiveren einbringung von halmfruechten mit maehdreschern | |
DE68926031D1 (de) | Verfahren und Vorrichtung zur Entfernung von Unterfarben | |
DE68927545D1 (de) | Verfahren und Vorrichtung zur Berichtigung von Stellungen von Bildern | |
DE3766124D1 (de) | Verfahren und vorrichtung zur sprachverarbeitung. | |
DE3769024D1 (de) | Verfahren und vorrichtung zur uebertragung von artikeln. | |
DE69033190D1 (de) | Verfahren und Gerät zur Korrektur von positivem und negativem Überlauf | |
DE58909849D1 (de) | Verfahren und Vorrichtung zur Quecksilberanalyse | |
DE68901592D1 (de) | Verfahren und vorrichtung zur plasmapyrolyse von fluessigen abfaellen. | |
AT389267B (de) | Verfahren und vorrichtung zur bearbeitung von oberflaechen | |
DE3579265D1 (de) | Vorrichtung und verfahren zur reinigung von greifereinrichtungen. | |
DE59005374D1 (de) | Verfahren und Vorrichtung zur Kantenverrundung von Federn. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |