[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

DE60035731D1 - Vorrichtung zur Taktrückgewinnung - Google Patents

Vorrichtung zur Taktrückgewinnung

Info

Publication number
DE60035731D1
DE60035731D1 DE60035731T DE60035731T DE60035731D1 DE 60035731 D1 DE60035731 D1 DE 60035731D1 DE 60035731 T DE60035731 T DE 60035731T DE 60035731 T DE60035731 T DE 60035731T DE 60035731 D1 DE60035731 D1 DE 60035731D1
Authority
DE
Germany
Prior art keywords
clock recovery
clock
recovery
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60035731T
Other languages
English (en)
Other versions
DE60035731T2 (de
Inventor
Haruo Ohta
Yoshikazu Katoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of DE60035731D1 publication Critical patent/DE60035731D1/de
Application granted granted Critical
Publication of DE60035731T2 publication Critical patent/DE60035731T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/0062—Detection of the synchronisation error by features other than the received signal transition detection of error based on data decision error, e.g. Mueller type detection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/10009—Improvement or modification of read or write signals
    • G11B20/10037—A/D conversion, D/A conversion, sampling, slicing and digital quantisation or adjusting parameters thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/206—Arrangements for detecting or preventing errors in the information received using signal quality detector for modulated signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Artificial Intelligence (AREA)
  • Quality & Reliability (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
DE60035731T 1999-04-16 2000-04-14 Vorrichtung zur Taktrückgewinnung Expired - Lifetime DE60035731T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11005799 1999-04-16
JP11005799A JP3683120B2 (ja) 1999-04-16 1999-04-16 クロック再生装置

Publications (2)

Publication Number Publication Date
DE60035731D1 true DE60035731D1 (de) 2007-09-13
DE60035731T2 DE60035731T2 (de) 2008-04-30

Family

ID=14526003

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60035731T Expired - Lifetime DE60035731T2 (de) 1999-04-16 2000-04-14 Vorrichtung zur Taktrückgewinnung

Country Status (5)

Country Link
US (2) US6560053B1 (de)
EP (1) EP1045545B1 (de)
JP (1) JP3683120B2 (de)
CN (1) CN1158810C (de)
DE (1) DE60035731T2 (de)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ID26232A (id) * 1998-12-17 2000-12-07 Matsushita Electric Ind Co Ltd Sirkuit kontrol frekuensi dan kunci fase
JP3597433B2 (ja) * 1999-12-20 2004-12-08 富士通株式会社 データ再生システムにおけるクロック調整装置及び光ディスク装置
US6791776B2 (en) * 2000-04-26 2004-09-14 Hitachi, Ltd. Apparatus for information recording and reproducing
US6738922B1 (en) * 2000-10-06 2004-05-18 Vitesse Semiconductor Corporation Clock recovery unit which uses a detected frequency difference signal to help establish phase lock between a transmitted data signal and a recovered clock signal
JP3821472B2 (ja) * 2002-01-29 2006-09-13 松下電器産業株式会社 異常波形検出回路および情報再生装置
JP2003256071A (ja) * 2002-02-28 2003-09-10 Fujitsu Ltd 記憶装置およびクロック制御回路
DE10245687B4 (de) * 2002-09-30 2007-04-05 Advanced Micro Devices, Inc., Sunnyvale Frequenzfehlerkorrektur in einem Übertragungssystem
CN100341244C (zh) * 2002-10-30 2007-10-03 联发科技股份有限公司 自动调整压控振荡器中心频率的时钟脉冲恢复电路
DE10251313B4 (de) * 2002-11-04 2007-05-03 Advanced Micro Devices, Inc., Sunnyvale Gemeinsame Benutzung eines Schaltkreises für Frequenz- und Phasenfehlerkorrektur
US7639736B2 (en) * 2004-05-21 2009-12-29 Rambus Inc. Adaptive receive-side equalization
KR100631974B1 (ko) * 2005-03-29 2006-10-11 삼성전기주식회사 디지털 타이밍 복원기능을 갖는 수신기
US7564931B2 (en) * 2005-05-10 2009-07-21 Seagate Technology Llc Robust maximum-likelihood based timing recovery
US7245449B2 (en) * 2005-07-28 2007-07-17 Guzik Technical Enterprises Timing analysis of read back signals in magnetic recording devices
US7589927B2 (en) * 2005-08-30 2009-09-15 International Business Machines Corporation Dynamically adapting a read channel equalizer
JP4821264B2 (ja) * 2005-10-25 2011-11-24 ソニー株式会社 同期装置、同期方法及び同期プログラム並びにデータ再生装置
KR100758305B1 (ko) 2005-12-08 2007-09-12 한국전자통신연구원 위성 디지털 비디오 방송 시스템에서 주파수 오프셋을보정하는 장치 및 방법
US8074126B1 (en) * 2006-06-07 2011-12-06 Marvell International Ltd. Non-intrusive eye monitor system
US7634040B1 (en) * 2006-11-06 2009-12-15 Mediatek Inc. Loop latency compensated phase-locked loop
EP2405577B1 (de) * 2010-07-06 2019-04-24 Cisco Technology, Inc. Phasenbestimmungsverfahren und Schaltung
US8780476B2 (en) * 2011-09-23 2014-07-15 Lsi Corporation Systems and methods for controlled wedge spacing in a storage device
US10439793B2 (en) * 2017-05-03 2019-10-08 Global Unichip Corporation Device and method for recovering clock and data
US10027332B1 (en) * 2017-08-07 2018-07-17 Pericom Semiconductor Corporation Referenceless clock and data recovery circuits
US11799599B2 (en) * 2021-02-25 2023-10-24 Marvell Asia Pte Ltd Measuring reception quality of a Differential Manchester Encoded signal

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5552942A (en) * 1994-08-23 1996-09-03 Quantum Corporation Zero phase start optimization using mean squared error in a PRML recording channel
JPH0863893A (ja) * 1994-08-25 1996-03-08 Canon Inc クロック発生装置
KR100442182B1 (ko) * 1996-07-22 2004-07-30 시게이트 테크놀로지 엘엘씨 위상 검출 추정기
JPH10107623A (ja) * 1996-10-01 1998-04-24 Sony Corp 変換装置および方法、並びに、ｐｌｌ演算装置および方法
JP3308846B2 (ja) 1997-03-14 2002-07-29 株式会社東芝 位相同期回路及び記録再生装置

Also Published As

Publication number Publication date
JP2000306340A (ja) 2000-11-02
CN1158810C (zh) 2004-07-21
EP1045545A3 (de) 2005-04-27
DE60035731T2 (de) 2008-04-30
US20030128451A1 (en) 2003-07-10
JP3683120B2 (ja) 2005-08-17
EP1045545A2 (de) 2000-10-18
CN1271211A (zh) 2000-10-25
US6560053B1 (en) 2003-05-06
EP1045545B1 (de) 2007-08-01
US6747826B2 (en) 2004-06-08

Similar Documents

Publication Publication Date Title
DE60035731D1 (de) Vorrichtung zur Taktrückgewinnung
DE69931144D1 (de) Vorrichtung zur retraktion von körperlichen geweben
DE60037008D1 (de) Verfahren und vorrichtung zur synchronisierung
DE10084445T1 (de) Vorrichtung zur Herstellung von Kapseln
DE69835300D1 (de) Vorrichtung zur inhalation
DE69817475D1 (de) Vorrichtung zur schlüsselrückgewinnung
DE60015900D1 (de) Vorrichtung zur Gasrückgewinnung
DE69940014D1 (de) Vorrichtung zur verhinderung von autodiebstahl
DE50000780D1 (de) Vorrichtung zur Detektion von Objekten
ATE248637T1 (de) Verfahren zur wiedergewinnung von verbrauchten alkanolaminlösungen
DE60001342D1 (de) Vorrichtung zur Photokoagulation
DE60017996D1 (de) Vorrichtung zur Beurteilung der Erholung des physischen Zustandes im Puerperium
DE69940537D1 (de) Vorrichtung zur zeitmessung
DE60136176D1 (de) Verfahren zur signalgewinnung
DE60030902D1 (de) Vorrichtung zum Datenempfang
DE60032848D1 (de) Verfahren und Vorrichtung zur Phasenkorrektur
DE60037256D1 (de) Vorrichtung und verfahren zur kristallisation
DE50110732D1 (de) Vorrichtung zur Positionierung von Objekten
DE60009763D1 (de) Vorrichtung zur Detektion von Blätter
DE50208449D1 (de) Vorrichtung zur Entgegennahme von Banknoten
DE60024535D1 (de) Verfahren zur Zeichentrennung
DE60027503D1 (de) Vorrichtung zur Entfernung von Wasserstoff
DE59913308D1 (de) Vorrichtung zur Dialysebehandlung
DE60021649D1 (de) Vorrichtung zum Abstechen
DE60115128D1 (de) Vorrichtung zur Bilderzeugung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: PANASONIC CORP., KADOMA, OSAKA, JP