DE4443424B4 - Arrangements of a multilayer substrate and a power element and method for their preparation - Google Patents
Arrangements of a multilayer substrate and a power element and method for their preparation Download PDFInfo
- Publication number
- DE4443424B4 DE4443424B4 DE4443424A DE4443424A DE4443424B4 DE 4443424 B4 DE4443424 B4 DE 4443424B4 DE 4443424 A DE4443424 A DE 4443424A DE 4443424 A DE4443424 A DE 4443424A DE 4443424 B4 DE4443424 B4 DE 4443424B4
- Authority
- DE
- Germany
- Prior art keywords
- heat sink
- heat
- insulating layer
- substrate
- multilayer substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3672—Foil-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3733—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32153—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/32175—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic
- H01L2224/32188—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being metallic the layer connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Anordnung aus einem mehrschichtigen Substrat (2) mit einer Mehrzahl von Isolierschichten (1a, 1b, 1c) und einem darauf angeordneten Leistungselement (6),
a) wobei das mehrschichtige Substrat (2) einen Wärmeableiter (40, 41, 42, 45, 46) aufweist, der schnell von dem Leistungselement (6) erzeugte Wärme absorbiert und zerstreut und die Wärme in die Umgebung abstrahlt, wobei der Wärmeableiter (40, 41, 42, 45, 46) parallel zu der Oberfläche des mehrschichtigen Substrats (2) ausgebildet ist und sich in eine seitliche Richtung erstreckt,
b) wobei der Wärmeableiter (40, 41, 42, 45, 46) durch einen Metallkörper (4, 4a, 4b) gebildet ist, welcher in einen Durchgangsabschnitt (3a, 3b) wenigstens einer Isolierschicht (1a, 1b, 1c) eingefügt ist, und mit einer Verdrahtung (5) verbunden ist, die sich innerhalb der einen Isolierschicht (1a) parallel zu der Oberfläche des mehrschichtigen Substrats (2) erstreckt und an eine weitere Isolierschicht (1b) angrenzt, wobei die Dicke der Verdrahtung (5) kleiner als diejenige der...Arrangement comprising a multilayer substrate (2) having a plurality of insulating layers (1a, 1b, 1c) and a power element (6) arranged thereon,
a) wherein the multilayer substrate (2) comprises a heat sink (40, 41, 42, 45, 46) which absorbs and dissipates heat rapidly generated by the power element (6) and radiates the heat into the environment, wherein the heat dissipator (40 , 41, 42, 45, 46) is formed parallel to the surface of the multi-layered substrate (2) and extends in a lateral direction,
b) wherein the heat sink (40, 41, 42, 45, 46) by a metal body (4, 4a, 4b) is formed, which in a passage portion (3a, 3b) of at least one insulating layer (1a, 1b, 1c) is inserted , and to a wiring (5) which extends within the one insulating layer (1a) parallel to the surface of the multi-layered substrate (2) and adjacent to another insulating layer (1b), the thickness of the wiring (5) being smaller as the one of ...
Description
Die Erfindung bezieht sich auf Anordnungen aus einem mehrschichtigen Substrat mit einer Mehrzahl von Isolierschichten und einem darauf angeordneten Leistungselement sowie auf Verfahren zur Herstellung in derartiger Anordnungen. The This invention relates to arrays of a multilayer substrate with a plurality of insulating layers and a power element disposed thereon as well as methods of preparation in such arrangements.
Bei
einem herkömmlichen
mehrschichtigen Substrat, welches beispielsweise in
Da jedoch bei dem oben erwähnten herkömmlichen mehrschichtigen Substrat die von dem Leistungselement gesamte erzeugte Wärme nicht vollständig abgestrahlt werden kann, besteht die Gefahr, daß das Leistungselement selbst und damit verknüpfte Teile durch die Wärme beschädigt werden können.There however, in the above-mentioned usual multi-layer substrate produced by the power element entire Heat not completely radiated there is a risk that the power element itself and associated with it Parts by the heat damaged can be.
Zur
Lösung
der oben erwähnten
Schwierigkeit wird entsprechend der
Gemäß der oben erwähnten Veröffentlichung ist der Warmeableiter jedoch lediglich in einer Richtung senkrecht zu dem Halbleiterelement gebildet, und die Wärme bzw. Wärme wird lediglich in senkrechter Richtung zu dem Halbleiterelement abgestrahlt, wodurch keine hinreichende Wärmeableitung erzielt wird. Es kann angenommen werden, daß die von dem Halbleiterelement ausgehende Wärme sich nach unten unter einem Winkel von etwa 45 Grad bezüglich des Substrats direkt unter dem Halbleiterelement ausbreitet. Sogar wenn der Wärmeableiter lediglich unter dem Halbleiterelement gebildet ist, wie die oben erwähnte Veröffentlichung lehrt, kann daher die Wärme, welche sich in Richtung eines 45°-Winkels ausbreitet, nicht in hinreichendem Ausmaß abgestrahlt werden.According to the above mentioned publication however, the heat sink is only vertical in one direction formed to the semiconductor element, and the heat or heat is only in vertical Direction emitted to the semiconductor element, whereby no sufficient heat dissipation is achieved. It can be assumed that that of the semiconductor element outgoing heat itself down at an angle of about 45 degrees with respect to the Substrate directly under the semiconductor element propagates. Even if the heat sink is formed only under the semiconductor element, as the above mentioned publication teaches, therefore, the heat, which propagates in the direction of a 45 ° angle, not radiated to a sufficient extent become.
Aus
den Duckschriften
Aus
den Duckschriften
Aufgabe der vorliegenden Erfindung ist es, ein Mehrschichtsubstrat zu schaffen, das eine Wärmeableiterstruktur besitzt, welche vorteilhaft die Wärme abzustrahlen vermag, die in großem Umfang von einem Leistungselement erzeugt wurde, und kostengünstig herstellbar ist. Ferner ist es Aufgabe der vorliegenden Erfindung, ein entsprechendes Verfahren zur Herstellung des Mehrschichtsubstrats zu schaffen.task the present invention is to provide a multilayer substrate, the one heat sink structure has, which is able to radiate advantageous heat, the in big Scope was generated by a power element, and inexpensive to produce is. It is another object of the present invention to provide a corresponding To provide a method for producing the multilayer substrate.
Die Lösung der Aufgabe erfolgt durch die Merkmale der nebengeordneten Ansprüche 1, 9, 10 oder 16.The solution the object is achieved by the features of the independent claims 1, 9, 10 or 16.
Im Hinblick darauf, daß sich die von dem Leistungselement erzeugte Wärme nicht senkrecht zu dem Mehrschichtsubstrat, sondern in Richtung eines Winkels von etwa 45° ausbreitet, ist ein Wärmeableiter geschaffen worden, welcher sich in eine seitliche Richtung parallel zu der Oberfläche des mehrschichtigen Substrats erstreckt, so daß sich die von dem Leistungselement erzeugte Wärme in seitlicher Richtung ausbreitet.in the Considering that the heat generated by the power element is not perpendicular to the heat Multi-layer substrate, but in the direction of an angle of about 45 ° spreads, is a heat sink been created, which is parallel in a lateral direction to the surface of the multi-layer substrate so that the power element generated heat spreading in a lateral direction.
Mit dem gebildeteten Wärmeableiter, welcher sich in seitlicher Richtung des mehrschichtigen Substrats erstreckt, kann die Wärme des Leistungselements wirksam abgeleitet und abgestrahlt werden.With the formed heat sink, which is in the lateral direction of the multilayer substrate extends, the heat can of the power element are effectively dissipated and radiated.
In Übereinstimmung mit der vorliegenden Erfindung wird die unten beschriebene technische Struktur im wesentlichen verwendet.In accordance with the present invention, the technical structure described below essentially used.
Demgemäß weist ein mehrschichtiges Substrat eine Mehrzahl von isolierenden Schichten auf, auf welchen ein Leistungselement angebracht ist, wobei das mehrschichtige Substrat einen Wärmeableiter beinhaltet, welcher schnell die von dem Leistungselement erzeugte Wärme absorbiert und die Wärme an die Umgebung zerstreut bzw. abstrahlt. Der Wärmeableiter ist parallel zu der Oberfläche des mehrschichtigen Substrats gebildet und erstreckt sich in eine seitliche Richtung. Der Wärmeableiter sollte eine Form besitzen, bei welcher die Ausdehnung in die seitliche Rich tung größer ist als diejenige in Richtung der Dicke des mehrschichtigen Substrats. Wenn die Wärmeableiter in einer großen Zahl in vielen Stufen in jeder der Schichten des mehrschichtigen Substrats gebildet sind, sollten die Wärmeableiter Längen aufweisen, deren seitliche Erstreckung um so größer ist, je weiter sie von der Oberfläche des mehrschichtigen Substrats entfernt sind, auf welchem das Leistungselement angebracht ist.Accordingly, a multi-layered substrate has a plurality of insulating layers on which a power element is mounted, the multi-layered substrate including a heat sink which rapidly absorbs the heat generated by the power element and dissipates the heat to the environment. The heat sink is parallel to the surface of the formed multilayer substrate and extends in a lateral direction. The heat sink should have a shape in which the extension in the lateral direction is greater than that in the direction of the thickness of the multilayered substrate. When the heat sinks are formed in a large number in many stages in each of the layers of the multilayered substrate, the heat sinks should have lengths whose lateral extension is greater the farther they are from the surface of the multilayered substrate on which the power element is located is appropriate.
Ausführungsformen des mehrschichtigen Substrats in Übereinstimmung mit der vorliegenden Erfindung werden nun detailliert unter Bezugnahme auf die Figuren beschrieben. Es zeigen:embodiments the multilayer substrate in accordance with the present invention will now be described in detail with reference to the figures. Show it:
Ein
Durchgangsteil
Die
Durchgangsteile
Ein
Leistungselement
Im
folgenden wird unter Bezugnahme auf die
Unter
Bezugnahme auf
Wie
in
Anschließend werden
unter Verwendung einer Emulsionsmaske oder einer Metallmaske, wie
in
Danach
werden die laminierten Aluminiumoxid-Grünschichten
Als
nächstes
wird gemäß
Somit
ist das mehrschichtige Substrat
Demgemäß ist in Übereinstimmung
mit der vorliegenden Erfindung gemäß
Des
weiteren können
entsprechend der vorliegenden Erfindung die Wärmeableiter
Die
Metallkörper
In Übereinstimmung
mit dieser Ausführungsform
ist, wie oben beschrieben, der Metallkörper (Wärmeableiter)
Die
Metallkörper
Die
vorliegende Erfindung ist nicht auf die oben erwähnte Ausführungsform beschränkt. Wie
in
Unter
Bezugnahme auf die
Unter
Bezugnahme auf
Wie
in
Als Substratmaterial kann eine Glaskeramik verwendet werden, welche ein Verbundmaterial aus Glas und Keramik oder ein Glasmaterial ist. In diesem Fall wird der Leiter aus Ag, Ag-Pd, Cu oder ähnlichem gebildet. Das Aufbereitungsverfahren ist dasselbe wie dasjenige im Fall von Aluminiumoxid.When Substrate material can be used a glass ceramic, which a composite material of glass and ceramic or a glass material. In this case, the conductor is made of Ag, Ag-Pd, Cu or the like educated. The treatment process is the same as the one in the case of alumina.
Nachfolgend werden weitere Ausführungsformen des mehrschichtigen Substrats in Übereinstimmung mit der vorliegenden Erfindung beschrieben.following become further embodiments of the multilayer substrate in accordance with the present invention Invention described.
Mit
Wie
in
In Übereinstimmung
mit der Struktur, bei welcher der Wärmeableiter
Diese
Struktur kann durch Unterwerfung des Leitermetalls
Des
weiteren kann die Aluminiumoxidschicht
Bezüglich
Mit anderen Worten, es kann ein Ansteigen der Temperatur des Substrats um die Steuerschaltungen unterdrückt werden, wenn die Wärmeableiter in eine Richtung gebildet sind, bei welcher sie von IC's wie Mikrocomputern, Verdrahtungen, Kondensatoren und Widerständen abgetrennt sind, die das Leistungselement steuern, jedoch der Beeinträchtigung durch Wärme ausgesetzt sind.With In other words, there may be an increase in the temperature of the substrate suppressed by the control circuits be when the heat sink in a direction in which they are of IC's like microcomputers, Wires, capacitors and resistors are disconnected, which is the power element control, but the impairment by heat are exposed.
Die Wärmezerstreuung in seitlicher Richtung kann durch einen Hilfswärmeableiter absorbiert werden, welcher in seitlicher Richtung zu dem Leistungselement gebildet ist, um die Wärme zu unterdrücken, welche sich in seitlicher Richtung auf die Steuerschaltungen zu ausbreitet. Das heißt, es wird ermöglicht, daß die zu dem Substrat durch den Wärmeableiter geleitete Wärme, welcher eine bessere Wärmeleitfähigkeit als das Aluminiumoxidsubstrat besitzt, sich durch den Hilfswärmeableiter in einen Teil des Substrats unterhalb den Steuerschaltungen verflüchtigt. Somit wird der Wärmeleitung eine Gerichtetheit gegeben, um die Wirkung auf die Steuerschaltung zu unterdrücken.The heat dissipation in the lateral direction can be absorbed by an auxiliary heat sink, which is formed in the lateral direction to the power element is to the heat to suppress which ones propagates laterally on the control circuits. This means, it is possible that the to the substrate through the heat sink conducted heat, which has a better thermal conductivity as the alumina substrate has, through the auxiliary heat sink volatilized into a portion of the substrate below the control circuits. Thus, the heat conduction given a directionality to the effect on the control circuit to suppress.
Bei
der oben erwähnten
Ausgestaltung bzw. Ausführungsform
kann die unterste Schicht mit der leiterangepaßten Schicht
Bei dem oben beschriebenen mehrschichtigen Substrat der vorliegenden Erfindung und der Ausgestaltungen ist der Wärmeableiter derart beschaffen, daß die von dem Leistungselement erzeugte Wärme absorbiert wird und sich in seitlicher Richtung ausbreitet. Darüber hinaus besitzt der in den Schichten angeordnete Wärmeableiter eine breite Fläche, um als Wärmeabstrahlungsplatte zu dienen, von welcher die von dem Leistungselement erzeugte Wärme abgestrahlt wird. Daher besitzt das mehrschichtige Substrat eine ausgezeichnete Wärmeabstrahlungsqualität.at the above-described multilayered substrate of the present invention Invention and the embodiments, the heat sink is such that the absorbed heat is absorbed by the power element and itself spreading in a lateral direction. In addition, he owns in the layers arranged heat sink a wide area, as a heat radiating plate to serve, from which radiates the heat generated by the power element becomes. Therefore, the multilayer substrate has an excellent Heat radiation quality.
Als
wünschenswerteste
Struktur des mehrschichtigen Substrats der vorliegenden Erfindung
ist daher der Wärmeableiter
Der
Wärmeableiter
Bei allen oben erwähnten Ausführungsformen kann die Leiterschicht der erfindungsgemäßen Vorrichtung als innere Verdrahtung verwendet werden. In diesem Fall ist in dem mehrschichtigen Substrat eine Verdrahtung mit kleinem Widerstand realisiert.at all mentioned above embodiments can the conductor layer of the device according to the invention as the inner Wiring be used. In this case, in the multilayered Substrate realized a wiring with a small resistance.
Das
mehrschichtige Substrat
In
der Keramikbaueinheit
Das
durch die vorliegende Erfindung berücksichtigte Leistungselement
Das Leistungselement entsprechend der vorliegenden Erfindung ist auf einem Siliziumsubstrat gebildet, und der Wärmeableiter ist aus Molybdän oder Wolfram zusammengesetzt. In diesem Fall besitzt das Silizium einen Wärmeausdehnungskoeffizienten von 3 ppm/°C, Molybdän besitzt einen Wärmeausdehnungskoeffizienten von 4 ppm/°C und Wolfram besitzt einen Wärmeausdehnungskoeffizienten von 4,5 ppm/°C. Daher sind diese Materialien bezüglich der Wärmeausdehnungskoeffizienten miteinander angepaßt, und es gibt keine Notwendigkeit des Vorsehens einer Druck- bzw. Spannungsabsorptionsschicht.The Power element according to the present invention is on formed of a silicon substrate, and the heat sink is made of molybdenum or tungsten composed. In this case, the silicon has a thermal expansion coefficient of 3 ppm / ° C, molybdenum has a thermal expansion coefficient of 4 ppm / ° C and tungsten has a thermal expansion coefficient of 4.5 ppm / ° C. Therefore, these materials are regarding the thermal expansion coefficient adapted to each other, and there is no need to provide a printing or Stress-absorbing layer.
Sogar wenn das Aluminiumoxid-Substrat verwendet wird oder wenn Aluminiumoxid und das oben erwähnte Material mit hohem Schmelzpunkt bei der vorliegenden Erfindung verwendet werden, wird eine gute Anpassung relativ zu dem Substrat in Bezug auf die Wärmeausdehnungskoeffizienten erzielt.Even when the alumina substrate is used or when alumina and the above mentioned High melting point material used in the present invention A good fit relative to the substrate will be related on the thermal expansion coefficient achieved.
Das Aluminiumoxid-Substrat besitzt einen Wärmeausdehnungkoeffizienten von 7,5 ppm/°C, und Molybdän und Wolfram, welche Füllmaterialien sind, besitzen Wärmeausdehnungskoeffizienten von etwa 3,7 bis 5,3 ppm/°C und von etwa 4,5 bis 5,0 ppm/°C, welche nahe beieinander liegen. Es kommt daher nicht vor, daß die Füllmaterialien sich während des Härtens verflüchtigen.The Alumina substrate has a thermal expansion coefficient of 7.5 ppm / ° C, and molybdenum and tungsten, which are filler materials, have thermal expansion coefficients from about 3.7 to 5.3 ppm / ° C and from about 4.5 to 5.0 ppm / ° C, which are close together. It is therefore not possible that the filling materials during the hardening evaporate.
Wenn
die in
Bei
den Ausführungsformen
von
Sogar
bei den in
In Übereinstimmung mit der vorliegenden Erfindung, welche oben detailliert beschrieben wurde, können der kurzzeitig auftretende Wärmewiderstand und der stetige Wärmewiderstand verringert werden. Da der Wärmeableiter, welcher sich über die oberste Schicht hinaus erstreckt, eliminiert oder bezüglich seiner Größe verringert werden kann, wird darüberhinaus es ermöglicht, daß Anbringungsvolumen zu verringern. Überdies besteht keine Notwendigkeit einer Verwendung eines kostenintensiven Substratmaterials wie beispielsweise AIN zum Abstrahlen der Wärme, und das Substrat mit einer hervorragenden Wärmeleitfähigkeit kann kostengünstig hergestellt werden.In accordance with the present invention, which is described in detail above was, can the short-term thermal resistance and the constant thermal resistance be reduced. Because the heat sink, which is about the topmost layer extends, eliminates, or with respect to it Reduced size Beyond, Beyond allows, that mounting volume to reduce. moreover there is no need to use a costly Substrate material such as AIN for radiating the heat, and The substrate having excellent thermal conductivity can be produced inexpensively.
Vorstehend
wurde ein mehrschichtiges Substrat offenbart. Das mehrschichtige
Substrat ist zum Verringern von kurzzeitig und ständig auftretenden Wärmewiderständen geeignet.
Ein Metallkörper
Claims (16)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5-306824 | 1993-12-07 | ||
JP30682493A JP3520540B2 (en) | 1993-12-07 | 1993-12-07 | Multilayer board |
Publications (2)
Publication Number | Publication Date |
---|---|
DE4443424A1 DE4443424A1 (en) | 1995-06-08 |
DE4443424B4 true DE4443424B4 (en) | 2009-07-09 |
Family
ID=17961705
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE4443424A Expired - Fee Related DE4443424B4 (en) | 1993-12-07 | 1994-12-06 | Arrangements of a multilayer substrate and a power element and method for their preparation |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP3520540B2 (en) |
DE (1) | DE4443424B4 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3671457B2 (en) * | 1995-06-07 | 2005-07-13 | 株式会社デンソー | Multilayer board |
US6376908B1 (en) | 1997-12-10 | 2002-04-23 | Mitsubishi Gas Chemical Company, Inc. | Semiconductor plastic package and process for the production thereof |
JP4630041B2 (en) * | 2004-11-12 | 2011-02-09 | 日本特殊陶業株式会社 | Wiring board manufacturing method |
DE102007022947B4 (en) | 2007-04-26 | 2022-05-05 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Optoelectronic semiconductor body and method for producing such |
DE102009023849B4 (en) * | 2009-06-04 | 2022-10-20 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Optoelectronic semiconductor body and optoelectronic semiconductor chip |
TW201319507A (en) * | 2011-11-04 | 2013-05-16 | Most Energy Corp | Heat dissipating device and manufacture method thereof |
KR102413224B1 (en) * | 2015-10-01 | 2022-06-24 | 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 | Light emitting device, manufacturing method for light emittin device, and lighting module |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4313026A (en) * | 1978-11-08 | 1982-01-26 | Fujitsu Limited | Multilayer circuit boards |
US4328531A (en) * | 1979-03-30 | 1982-05-04 | Hitachi, Ltd. | Thick film multilayer substrate |
EP0129966A1 (en) * | 1983-04-22 | 1985-01-02 | Cray Research, Inc. | High cooling efficiency circuit module |
JPS61288448A (en) * | 1985-06-17 | 1986-12-18 | Sumitomo Electric Ind Ltd | Semiconductor element mounting substrate |
US4724283A (en) * | 1985-09-27 | 1988-02-09 | Nec Corporation | Multi-layer circuit board having a large heat dissipation |
DE3843787A1 (en) * | 1988-12-24 | 1990-07-05 | Standard Elektrik Lorenz Ag | METHOD AND PCB FOR MOUNTING A SEMICONDUCTOR COMPONENT |
JPH03286590A (en) * | 1990-04-03 | 1991-12-17 | Nippon Cement Co Ltd | Ceramic wiring board |
US5139973A (en) * | 1990-12-17 | 1992-08-18 | Allegro Microsystems, Inc. | Method for making a semiconductor package with the distance between a lead frame die pad and heat spreader determined by the thickness of an intermediary insulating sheet |
DE4107312A1 (en) * | 1991-03-07 | 1992-09-10 | Telefunken Electronic Gmbh | Mounting system for power semiconductor device - has heat conductive coupling between heat conductive layer beneath semiconductor device and insulating layer supporting circuit board |
-
1993
- 1993-12-07 JP JP30682493A patent/JP3520540B2/en not_active Expired - Fee Related
-
1994
- 1994-12-06 DE DE4443424A patent/DE4443424B4/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4313026A (en) * | 1978-11-08 | 1982-01-26 | Fujitsu Limited | Multilayer circuit boards |
US4328531A (en) * | 1979-03-30 | 1982-05-04 | Hitachi, Ltd. | Thick film multilayer substrate |
EP0129966A1 (en) * | 1983-04-22 | 1985-01-02 | Cray Research, Inc. | High cooling efficiency circuit module |
JPS61288448A (en) * | 1985-06-17 | 1986-12-18 | Sumitomo Electric Ind Ltd | Semiconductor element mounting substrate |
US4724283A (en) * | 1985-09-27 | 1988-02-09 | Nec Corporation | Multi-layer circuit board having a large heat dissipation |
DE3843787A1 (en) * | 1988-12-24 | 1990-07-05 | Standard Elektrik Lorenz Ag | METHOD AND PCB FOR MOUNTING A SEMICONDUCTOR COMPONENT |
JPH03286590A (en) * | 1990-04-03 | 1991-12-17 | Nippon Cement Co Ltd | Ceramic wiring board |
US5139973A (en) * | 1990-12-17 | 1992-08-18 | Allegro Microsystems, Inc. | Method for making a semiconductor package with the distance between a lead frame die pad and heat spreader determined by the thickness of an intermediary insulating sheet |
DE4107312A1 (en) * | 1991-03-07 | 1992-09-10 | Telefunken Electronic Gmbh | Mounting system for power semiconductor device - has heat conductive coupling between heat conductive layer beneath semiconductor device and insulating layer supporting circuit board |
Non-Patent Citations (3)
Title |
---|
JP 03286590 A (Abstract) * |
JP 61-288 448 A (Abstract) JP 03-286 590 A (Abstract) |
JP 61288448 A (Abstract) * |
Also Published As
Publication number | Publication date |
---|---|
DE4443424A1 (en) | 1995-06-08 |
JPH07162157A (en) | 1995-06-23 |
JP3520540B2 (en) | 2004-04-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69321864T2 (en) | Method and device for encapsulating three-dimensional semiconductor wafers | |
EP1929847B1 (en) | Printed board | |
DE112016006332B4 (en) | Power module | |
DE102010003533B4 (en) | Substrate arrangement, method for producing a substrate arrangement, method for producing a power semiconductor module and method for producing a power semiconductor module arrangement | |
DE102011077206B4 (en) | Printed circuit board and control unit for a transmission of a vehicle with the printed circuit board | |
DE102006060484B4 (en) | Semiconductor device with a semiconductor chip and method for producing the same | |
EP1120831A2 (en) | Electronic component with an electromagnetic shielding device | |
DE102011078582A1 (en) | Method for producing structured sintered layers and semiconductor component with structured sintered layer | |
DE102006001767A1 (en) | Semiconductor module with semiconductor chips and method for producing the same | |
DE102004041088B4 (en) | Semiconductor component in flat conductor technology with a semiconductor chip and method for its production | |
DE102013102541A1 (en) | Electronic component, method for its production and printed circuit board with electronic component | |
DE112006002489B4 (en) | Power semiconductor component with integrated passive component | |
DE4443424B4 (en) | Arrangements of a multilayer substrate and a power element and method for their preparation | |
DE4338706A1 (en) | Multilayer substrate | |
DE10144462C1 (en) | Electronic component used as a semiconductor component comprises a passive component, and a semiconductor chip electrically connected to a wiring structure | |
DE10218530B4 (en) | Integrated circuit with thermally shielded electrical resistance path | |
EP2054947B1 (en) | Optoelectronic component | |
DE102004016847A1 (en) | Light emitting diode arrangement and method for producing a light emitting diode array | |
DE102009040579B4 (en) | Method for producing semiconductor devices and semiconductor device | |
DE102015204915B4 (en) | Wärmeleitkörper with a coupling surface with recess and heat transfer device | |
DE202004006870U1 (en) | circuit board | |
DE102004019568B4 (en) | Power semiconductor module with a substrate | |
DE10217214B4 (en) | Cooling arrangement for a circuit arrangement | |
DE102005011159B4 (en) | Semiconductor device having surface mount external contact pads and method of making the same | |
EP2345076B1 (en) | Surface-mountable apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8127 | New person/name/address of the applicant |
Owner name: DENSO CORP., KARIYA, AICHI, JP |
|
8110 | Request for examination paragraph 44 | ||
8125 | Change of the main classification |
Ipc: H01L 2314 |
|
8380 | Miscellaneous part iii |
Free format text: DIE VERTRETER WURDEN BERICHTIGT IN: WINTER, BRANDL, FUERNISS, HUEBNER, ROESS, KAISER, POLTE, PARTNERSCHAFT, 85354 FREISING. |
|
8364 | No opposition during term of opposition | ||
R119 | Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee |
Effective date: 20130702 |