[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

DE3751391D1 - Verfahren und Vorrichtung zur Speichersteuerung. - Google Patents

Verfahren und Vorrichtung zur Speichersteuerung.

Info

Publication number
DE3751391D1
DE3751391D1 DE3751391T DE3751391T DE3751391D1 DE 3751391 D1 DE3751391 D1 DE 3751391D1 DE 3751391 T DE3751391 T DE 3751391T DE 3751391 T DE3751391 T DE 3751391T DE 3751391 D1 DE3751391 D1 DE 3751391D1
Authority
DE
Germany
Prior art keywords
control method
memory control
memory
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3751391T
Other languages
English (en)
Other versions
DE3751391T2 (de
Inventor
Tadaaki Isobe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE3751391D1 publication Critical patent/DE3751391D1/de
Application granted granted Critical
Publication of DE3751391T2 publication Critical patent/DE3751391T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
DE3751391T 1986-04-25 1987-04-23 Verfahren und Vorrichtung zur Speichersteuerung. Expired - Fee Related DE3751391T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61096560A JPH0628051B2 (ja) 1986-04-25 1986-04-25 記憶制御方式

Publications (2)

Publication Number Publication Date
DE3751391D1 true DE3751391D1 (de) 1995-08-10
DE3751391T2 DE3751391T2 (de) 1996-01-25

Family

ID=14168429

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3751391T Expired - Fee Related DE3751391T2 (de) 1986-04-25 1987-04-23 Verfahren und Vorrichtung zur Speichersteuerung.

Country Status (4)

Country Link
US (1) US4843543A (de)
EP (1) EP0242882B1 (de)
JP (1) JPH0628051B2 (de)
DE (1) DE3751391T2 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63225837A (ja) * 1987-03-13 1988-09-20 Fujitsu Ltd 距離付きベクトルアクセス方式
US5168573A (en) * 1987-08-31 1992-12-01 Digital Equipment Corporation Memory device for storing vector registers
JPS6467680A (en) * 1987-09-09 1989-03-14 Hitachi Ltd Vector processor
CA1310429C (en) * 1987-09-19 1992-11-17 Nobuo Uchida Access priority control system for main storage for computer
US4991084A (en) * 1988-02-05 1991-02-05 International Business Machines Corporation N×M round robin order arbitrating switching matrix system
US5367654A (en) * 1988-04-13 1994-11-22 Hitachi Ltd. Method and apparatus for controlling storage in computer system utilizing forecasted access requests and priority decision circuitry
JP2761506B2 (ja) * 1988-07-08 1998-06-04 株式会社日立製作所 主記憶制御装置
DE68924876T2 (de) * 1988-07-12 1996-04-25 Sony Corp Integrierte Halbleiterschaltungen.
JPH0291747A (ja) * 1988-09-29 1990-03-30 Hitachi Ltd 情報処理装置
US5276902A (en) * 1988-11-07 1994-01-04 Fujitsu Limited Memory access system for vector data processed or to be processed by a vector processor
JPH0769896B2 (ja) * 1988-11-07 1995-07-31 富士通株式会社 ベクトル処理システム
JPH0719221B2 (ja) * 1988-12-27 1995-03-06 日本電気株式会社 記憶制御方式
FR2642195B1 (fr) * 1989-01-20 1991-04-26 Centre Nat Rech Scient Dispositif et procede d'arbitrage des requetes et de resolution des conflits lies a l'acces aux memoires a bancs independants pour les machines informatiques
US5432920A (en) * 1990-04-13 1995-07-11 Hitachi, Ltd. Store control method with hierarchic priority scheme for computer system
US5450564A (en) * 1990-05-04 1995-09-12 Unisys Corporation Method and apparatus for cache memory access with separate fetch and store queues
US5392443A (en) * 1991-03-19 1995-02-21 Hitachi, Ltd. Vector processor with a memory assigned with skewed addresses adapted for concurrent fetching of a number of vector elements belonging to the same vector data
US5649102A (en) * 1993-11-26 1997-07-15 Hitachi, Ltd. Distributed shared data management system for controlling structured shared data and for serializing access to shared data
JP3639319B2 (ja) * 1994-01-25 2005-04-20 富士通株式会社 並列計算機システム，データ転送制御方法および送受信制御装置
US5701434A (en) * 1995-03-16 1997-12-23 Hitachi, Ltd. Interleave memory controller with a common access queue
US5822772A (en) * 1996-03-22 1998-10-13 Industrial Technology Research Institute Memory controller and method of memory access sequence recordering that eliminates page miss and row miss penalties
US6055607A (en) * 1996-12-23 2000-04-25 Unisys Corporation Interface queue with bypassing capability for main storage unit
JP3244053B2 (ja) * 1998-06-12 2002-01-07 日本電気株式会社 情報処理システム、装置、二次記憶装置及び記録媒体
GB2341699A (en) * 1998-09-18 2000-03-22 Pixelfusion Ltd Inter-module data transfer
US6721789B1 (en) * 1999-10-06 2004-04-13 Sun Microsystems, Inc. Scheduling storage accesses for rate-guaranteed and non-rate-guaranteed requests
AU2003228058A1 (en) * 2002-05-24 2003-12-12 Koninklijke Philips Electronics N.V. Programmed access latency in mock multiport memory
US7146462B2 (en) * 2003-05-20 2006-12-05 Hitachi, Ltd. Storage management method
US8209366B2 (en) * 2005-02-28 2012-06-26 Hitachi Global Storage Technologies Netherlands B.V. Method, apparatus and program storage device that provides a shift process with saturation for digital signal processor operations
US8601150B1 (en) * 2010-10-01 2013-12-03 The Boeing Company Cross-channel data link
CN110196824B (zh) * 2018-05-31 2022-12-09 腾讯科技（深圳）有限公司 实现数据传输的方法及装置、电子设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3626427A (en) * 1967-01-13 1971-12-07 Ibm Large-scale data processing system
US3699530A (en) * 1970-12-30 1972-10-17 Ibm Input/output system with dedicated channel buffering
US4325120A (en) * 1978-12-21 1982-04-13 Intel Corporation Data processing system
US4539637A (en) * 1982-08-26 1985-09-03 At&T Bell Laboratories Method and apparatus for handling interprocessor calls in a multiprocessor system
JPS59148952A (ja) * 1983-02-14 1984-08-25 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 優先順位回路
US4661900A (en) * 1983-04-25 1987-04-28 Cray Research, Inc. Flexible chaining in vector processor with selective use of vector registers as operand and result registers
DE3485635D1 (de) * 1983-04-25 1992-05-14 Cray Research Inc Mehrprozessorsteuerung fuer vektorrechner.
JPS60136849A (ja) * 1983-12-26 1985-07-20 Hitachi Ltd 記憶制御方式
EP0167061A3 (de) * 1984-06-20 1988-07-27 Convex Computer Corporation Vektorverarbeitungsrechenmaschine

Also Published As

Publication number Publication date
JPH0628051B2 (ja) 1994-04-13
EP0242882A2 (de) 1987-10-28
JPS62251956A (ja) 1987-11-02
EP0242882B1 (de) 1995-07-05
US4843543A (en) 1989-06-27
DE3751391T2 (de) 1996-01-25
EP0242882A3 (en) 1990-01-10

Similar Documents

Publication Publication Date Title
DE3751391D1 (de) Verfahren und Vorrichtung zur Speichersteuerung.
DE3776056D1 (de) Verfahren und vorrichtung zur daempfungsregelung.
DE3781313D1 (de) Verfahren und vorrichtung.
DE3579972D1 (de) Verfahren und vorrichtung zur eigendiagnose von stellgliedern.
DE3581284D1 (de) Verfahren und vorrichtung zur stimulierung des diaphragmas.
DE3786840D1 (de) Vorrichtung und verfahren zur oberflaechenbehandlung mit plasma.
DE3483647D1 (de) Verfahren und vorrichtung zur zerstaeubung.
DE68919923D1 (de) Verfahren und Vorrichtung zur Authentifizierung.
DE3788226D1 (de) System und verfahren zur transkutanen fruchtbarkeitskontrolle.
DE3766724D1 (de) Verfahren und vorrichtung zur verhuetung von vogelschlag.
DE3853550D1 (de) Verfahren und Vorrichtung zur Spezifikation von Kommunikationsparametern.
DE3877773D1 (de) Vorrichtung und verfahren zur impfung von fischen.
DE3851534D1 (de) Vorrichtung und verfahren zur buszugriffssteuerung.
DE3851774D1 (de) Verfahren und Vorrichtung zur Bildmanipulation.
DE3683958D1 (de) Verfahren und vorrichtung zur guetepruefung von masken.
DE3751540D1 (de) Verfahren und Vorrichtung zur Datenverarbeitung.
DE3779278D1 (de) Verfahren und programmierbare vorrichtung zur umkodierung von zeichenketten.
DE3854527D1 (de) Vorrichtung und verfahren zur beschichtung von fixierungselementen.
DE58905338D1 (de) Verfahren und vorrichtung zur lambdaregelung.
DE58905859D1 (de) Verfahren und vorrichtung zur lambdaregelung.
DE68922872D1 (de) Vorrichtung und Verfahren zur Fokussierungssteuerung.
DE68913171D1 (de) Verfahren und Vorrichtung zur Bilderzeugung.
DE69023410D1 (de) Verfahren und Vorrichtung zur Herstellung von Pellets.
DE3771416D1 (de) Verfahren und vorrichtung zum mikroloeten.
DE3673223D1 (de) Verfahren und vorrichtung zur herstellung von glaskoerpern.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee