DE3473089D1 - Process for producing isolated semiconductor components in a semiconductor substrate - Google Patents
Process for producing isolated semiconductor components in a semiconductor substrateInfo
- Publication number
- DE3473089D1 DE3473089D1 DE8484401208T DE3473089T DE3473089D1 DE 3473089 D1 DE3473089 D1 DE 3473089D1 DE 8484401208 T DE8484401208 T DE 8484401208T DE 3473089 T DE3473089 T DE 3473089T DE 3473089 D1 DE3473089 D1 DE 3473089D1
- Authority
- DE
- Germany
- Prior art keywords
- semiconductor substrate
- producing isolated
- semiconductor
- components
- semiconductor components
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02598—Microstructure monocrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76278—Vertical isolation by selective deposition of single crystal silicon, i.e. SEG techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76281—Lateral isolation by selective oxidation of silicon
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/011—Bipolar transistors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
- Recrystallisation Techniques (AREA)
- Bipolar Transistors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8310243A FR2547954B1 (fr) | 1983-06-21 | 1983-06-21 | Procede de fabrication de composants semi-conducteurs isoles dans une plaquette semi-conductrice |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3473089D1 true DE3473089D1 (en) | 1988-09-01 |
Family
ID=9290007
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8484401208T Expired DE3473089D1 (en) | 1983-06-21 | 1984-06-13 | Process for producing isolated semiconductor components in a semiconductor substrate |
Country Status (5)
Country | Link |
---|---|
US (3) | US4679309A (de) |
EP (1) | EP0135401B1 (de) |
JP (1) | JPS6020531A (de) |
DE (1) | DE3473089D1 (de) |
FR (1) | FR2547954B1 (de) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4651410A (en) * | 1984-12-18 | 1987-03-24 | Semiconductor Division Thomson-Csf Components Corporation | Method of fabricating regions of a bipolar microwave integratable transistor |
US4631219A (en) * | 1985-01-31 | 1986-12-23 | International Business Machines Corporation | Growth of bird's beak free semi-rox |
US4728624A (en) * | 1985-10-31 | 1988-03-01 | International Business Machines Corporation | Selective epitaxial growth structure and isolation |
JPS62178619A (ja) * | 1986-02-03 | 1987-08-05 | Ohbayashigumi Ltd | 深層混合固結補強土工法 |
JPS63119218A (ja) * | 1986-11-07 | 1988-05-23 | Canon Inc | 半導体基材とその製造方法 |
JP2803295B2 (ja) * | 1990-02-28 | 1998-09-24 | 富士通株式会社 | Soi基板と半導体装置及びその製造方法 |
US5681776A (en) * | 1994-03-15 | 1997-10-28 | National Semiconductor Corporation | Planar selective field oxide isolation process using SEG/ELO |
US5994718A (en) * | 1994-04-15 | 1999-11-30 | National Semiconductor Corporation | Trench refill with selective polycrystalline materials |
US5976959A (en) * | 1997-05-01 | 1999-11-02 | Industrial Technology Research Institute | Method for forming large area or selective area SOI |
EP1049156B1 (de) * | 1999-04-30 | 2009-02-18 | STMicroelectronics S.r.l. | Herstellungsverfahren für integrierte SOI Schaltkreisstrukturen |
JP4322453B2 (ja) * | 2001-09-27 | 2009-09-02 | 株式会社東芝 | 半導体装置およびその製造方法 |
DE102004005506B4 (de) * | 2004-01-30 | 2009-11-19 | Atmel Automotive Gmbh | Verfahren zur Erzeugung von aktiven Halbleiterschichten verschiedener Dicke in einem SOI-Wafer |
DE102004005951B4 (de) * | 2004-02-02 | 2005-12-29 | Atmel Germany Gmbh | Verfahren zur Herstellung von vertikal isolierten Bauelementen auf SOI-Material unterschiedlicher Dicke |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4023210Y1 (de) * | 1964-06-17 | 1965-08-09 | ||
JPS494454A (de) * | 1972-04-22 | 1974-01-16 | ||
JPS4944554A (de) * | 1972-09-04 | 1974-04-26 | ||
JPS5275989A (en) * | 1975-12-22 | 1977-06-25 | Hitachi Ltd | Production of semiconductor device |
JPS5658269A (en) * | 1979-10-17 | 1981-05-21 | Seiko Epson Corp | Mos type semiconductor device |
JPS5673697A (en) * | 1979-11-21 | 1981-06-18 | Hitachi Ltd | Manufacture of single crystal thin film |
NL8006339A (nl) * | 1979-11-21 | 1981-06-16 | Hitachi Ltd | Halfgeleiderinrichting en werkwijze voor de vervaar- diging daarvan. |
JPS5683046A (en) * | 1979-12-11 | 1981-07-07 | Seiko Instr & Electronics Ltd | Manufacture of integrated circuit |
JPS5687339A (en) * | 1979-12-18 | 1981-07-15 | Nec Corp | Manufacture of semiconductor device |
US4269631A (en) * | 1980-01-14 | 1981-05-26 | International Business Machines Corporation | Selective epitaxy method using laser annealing for making filamentary transistors |
JPS571225A (en) * | 1980-06-03 | 1982-01-06 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
JPS5734365A (en) * | 1980-08-08 | 1982-02-24 | Ibm | Symmetrical bipolar transistor |
JPS57112044A (en) * | 1980-12-29 | 1982-07-12 | Fujitsu Ltd | Semiconductor device |
US4445268A (en) * | 1981-02-14 | 1984-05-01 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a semiconductor integrated circuit BI-MOS device |
FR2501912A1 (fr) * | 1981-03-13 | 1982-09-17 | Efcis | Transistor bipolaire lateral sur isolant et son procede de fabrication |
JPS583243A (ja) * | 1981-06-30 | 1983-01-10 | Fujitsu Ltd | 半導体装置の製造方法 |
JPS5831552A (ja) * | 1981-08-18 | 1983-02-24 | Seiko Epson Corp | 半導体装置の製造方法 |
JPS5861622A (ja) * | 1981-10-09 | 1983-04-12 | Hitachi Ltd | 単結晶薄膜の製造方法 |
JPS5893221A (ja) * | 1981-11-30 | 1983-06-02 | Toshiba Corp | 半導体薄膜構造とその製造方法 |
JPS58130517A (ja) * | 1982-01-29 | 1983-08-04 | Hitachi Ltd | 単結晶薄膜の製造方法 |
JPS58192346A (ja) * | 1982-05-06 | 1983-11-09 | Toshiba Corp | 半導体装置の製造方法 |
DD235008A3 (de) * | 1982-09-30 | 1986-04-23 | Werk Fernsehelektronik Veb | Verfahren zur kristallisation oder rekristallisation von halbleiterschichten |
JPS59108313A (ja) * | 1982-12-13 | 1984-06-22 | Mitsubishi Electric Corp | 半導体単結晶層の製造方法 |
US4494303A (en) * | 1983-03-31 | 1985-01-22 | At&T Bell Laboratories | Method of making dielectrically isolated silicon devices |
GB8504726D0 (en) * | 1985-02-23 | 1985-03-27 | Standard Telephones Cables Ltd | Integrated circuits |
-
1983
- 1983-06-21 FR FR8310243A patent/FR2547954B1/fr not_active Expired
-
1984
- 1984-06-13 DE DE8484401208T patent/DE3473089D1/de not_active Expired
- 1984-06-13 EP EP84401208A patent/EP0135401B1/de not_active Expired
- 1984-06-18 US US06/621,733 patent/US4679309A/en not_active Expired - Lifetime
- 1984-06-19 JP JP59126316A patent/JPS6020531A/ja active Pending
-
1992
- 1992-08-20 US US07/933,014 patent/US5387537A/en not_active Expired - Lifetime
-
1994
- 1994-04-29 US US08/235,430 patent/US5457338A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
FR2547954A1 (fr) | 1984-12-28 |
EP0135401B1 (de) | 1988-07-27 |
FR2547954B1 (fr) | 1985-10-25 |
US5387537A (en) | 1995-02-07 |
JPS6020531A (ja) | 1985-02-01 |
EP0135401A1 (de) | 1985-03-27 |
US4679309A (en) | 1987-07-14 |
US5457338A (en) | 1995-10-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3571893D1 (en) | Process for forming isolation regions in a semiconductor substrate | |
DE3564455D1 (en) | Process for making semi-conductor films | |
DE3473604D1 (en) | Process for producing polyetherglycol | |
DE3477611D1 (en) | Electronic components array manufacturing process | |
GB2151611B (en) | Manufacturing process for benzodifuranones | |
EP0120408A3 (en) | Process for coating a transparent substrate | |
DE3574077D1 (en) | Process for forming diffusion regions in a semiconductor substrate | |
GB8513261D0 (en) | Semiconductor manufacturing method | |
DE3466910D1 (en) | A process for producing a single crystal semiconductor island on an insulator | |
DE3462023D1 (en) | Process for producing a chlorohalobenzene | |
GB2156583B (en) | Process for producing semiconductor device | |
PL252289A1 (en) | Process for manufacturing novel acylo-gamma-butyrolactones | |
DE3473089D1 (en) | Process for producing isolated semiconductor components in a semiconductor substrate | |
PL245932A1 (en) | Process for manufacturing 4-cyanopyridazines | |
GB8418927D0 (en) | Semiconductor manufacturing apparatus | |
GB2140929B (en) | Process for making semiconductors devices | |
DE3464670D1 (en) | A method for manufacturing a semiconductor device | |
KR910000451B1 (en) | A process for producing n-pipe-razinyl alkanoylanilides | |
DE3460776D1 (en) | Process for manufacturing conductors for integrated circuits by the planar technique | |
GB2136310B (en) | Apparatus for manufacturing semiconductor single crystal | |
EP0178418A3 (en) | Process for making a semiconductor structure | |
HK30789A (en) | Process for manufacturing a semiconductor integrated circuit device | |
EP0143670A3 (en) | Process for fabricating a semiconductor device | |
DE3379506D1 (en) | Process for producing peptide | |
DE3369033D1 (en) | Semiconductor laser substrate and process for its production |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |