CN204631694U - Slot and mainboard - Google Patents
Slot and mainboard Download PDFInfo
- Publication number
- CN204631694U CN204631694U CN201520164389.3U CN201520164389U CN204631694U CN 204631694 U CN204631694 U CN 204631694U CN 201520164389 U CN201520164389 U CN 201520164389U CN 204631694 U CN204631694 U CN 204631694U
- Authority
- CN
- China
- Prior art keywords
- district
- pin
- slot
- electrically connected
- controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000010586 diagram Methods 0.000 description 8
- 238000009434 installation Methods 0.000 description 4
- 238000005265 energy consumption Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Stored Programmes (AREA)
- Power Sources (AREA)
Abstract
A slot is suitable for being connected to a mainboard and used for fixing a processor to the mainboard in a pluggable mode, and the slot is provided with a plurality of first area pins and at least one second area pin. When the processor is connected to the slot, the first area pins are used for electrically connecting the processor to the mainboard, and the second area pins are used for selectively electrically connecting the processor to the mainboard.
Description
Technical field
The utility model relates to a kind of slot and mainboard, particularly a kind of processor slot and apply the mainboard of this slot.
Background technology
Processor, or claim central processing unit (central processing unit, CPU) be used in electronic installation now executive routine, control the element of other electronic components.The operation rate (with order per second as benchmark) of processor is higher, then time of spending of processor process system task is fewer, and user will feel that the operation of electronic installation is more smooth.
But the order per second of central processing unit is limited to its clock frequency, and exercisable clock frequency is limited to the power of the electric energy being provided to central processing unit.Therefore how to adjust that to be supplied to the higher electric energy power of central processing unit to obtain larger order per second be a problem to be solved.
Utility model content
A problem to be solved owing to how to be supplied to the higher electric energy power of central processing unit to obtain larger order per second.Therefore the utility model proposes a kind of new inserting slot construction and apply the mainboard of this slot, to solve this problem.
According to a kind of slot of the utility model one embodiment, be suitable for being connected to mainboard, and for being fixed on mainboard by pluggable for processor, described slot has many first district's pins and at least one second district's pin.When processor is connected to slot, first district's pin is used for processor to be electrically connected to mainboard, and second district's pin is used for optionally processor being electrically connected to mainboard.
According to a kind of mainboard of the utility model one embodiment, there is body and slot.Slot is connected to body and for being fixed on body by pluggable for processor.Slot has many first district's pins and at least one second district's pin.When processor is connected to slot, first district's pin is used for processor to be electrically connected to body, and second district's pin is used for optionally processor being electrically connected to body.
By selectivity, processor is electrically connected to second district's pin of mainboard body optionally to provide part electric energy to processor, the slot shown of the utility model can according to the demand of user or electronic installation itself, improve the performance of processor, or reduce the energy consumption (power consumption) of processor.
Above about the explanation of the utility model content and the explanation of following embodiment be for demonstration with explain spirit of the present utility model and principle, and provide Patent right requirement scope of the present utility model further to explain.
Accompanying drawing explanation
Fig. 1 is the slot schematic top plan view according to the utility model one embodiment.
Fig. 2 is the main board system functional block diagram according to the utility model one embodiment.
Fig. 3 A is that the controller of another embodiment of foundation the utility model is in the device schematic diagram of the second state.
Fig. 3 B is that the controller of another embodiment of foundation the utility model is in the device schematic diagram of the first state.
Fig. 4 is the functional block diagram of the mainboard according to another embodiment of the utility model.
Wherein Reference numeral is:
100,100 ' mainboard
110,110 ' body
111 functional circuits
120,120 ' slot
121 first district's pins
123,123a ~ 123d second district pin
125,125 ' controller
125a ~ 125d control module
125s switch
200 processors
Embodiment
Below detailed features of the present utility model and advantage is described in embodiments in detail, its content is enough to make any those skilled in the art understand technology contents of the present utility model and implement according to this, and according to content disclosed in the present specification, right and graphic, any those skilled in the art can understand the relevant object of the utility model and advantage easily.Following embodiment further describes viewpoint of the present utility model, but non-to limit category of the present utility model anyways.
In the utility model one embodiment, please refer to Fig. 1 and Fig. 2, wherein Fig. 1 is the slot schematic top plan view according to the utility model one embodiment, and Fig. 2 is the main board system functional block diagram according to the utility model one embodiment.As shown in Figures 1 and 2, mainboard 100 has body 110 and the slot 120 being connected to body 110.In some embodiments, body 110 has more than one functional circuit 111, such as, for one or more memory bank, one or more extending element slot or other provide the circuit of specific function.
Slot 120 is used to pluggable for processor 200 the body 110 being fixed on mainboard 100.In an embodiment, slot 120 has many first district's pins 121, second district's pin 123 of at least one and controller 125.And as shown in Figure 2, when processor 200 is connected to slot 120, processor 200 is electrically connected to the functional circuit 111 of the body 110 of mainboard 100 by first district's pin 121.And processor 200 is electrically connected to controller 125 by second district's pin 123.In an embodiment, the quantity of second district's pin 123 not only one, therefore can be classified as the second district pin 123a, the second district pin 123b, the second district pin 123c and the second district pin 123d according to function or position.Although in Fig. 1, the shape of first district's pin 121 is different from the shape of second district pin 123a ~ 123d, but such difference is only in order to distinguish two kinds of different pins, be not used for the pin limited in the utility model the shape similarities and differences whether.
In an embodiment, the quantity of aforementioned first district's pin 121 is 2011.And the quantity of second district's pin 123 is not more than 81.In another embodiment, the quantity of second district's pin 123 is not more than 72, and that is the quantity of second district's pin 123 is between 1 and 72.In an embodiment again, the quantity of second district's pin is not less than 74, and that is the quantity of second district's pin 123 is between 74 and 81.
Controller 125 connects second district's pin 123 and body 110 respectively.And when processor 200 is connected to slot 120, controller 125 is used for selectivity and second part or all of district's pin 123 is electrically connected the functional circuit 111 of the body 110 of mainboard 100.For example, there is control module 125a, control module 125b, control module 125c and control module 125d in controller 125.Control module 125a connects the second district pin 123a and functional circuit 111 respectively.Control module 125b connects the second district pin 123b and functional circuit 111 respectively.Control module 125c connects the second district pin 123c and functional circuit 111 respectively.Control module 125d connects the second district pin 123d and functional circuit 111 respectively.
That is, under a state, the second district pin 123a is electrically connected to functional circuit 111 by control module 125a, and remaining second district's pin can't be electrically connected to functional circuit 111 by remaining control module.Under another state, second district pin 123c is electrically connected to functional circuit 111 by control module 125c, second district pin 123d is electrically connected to functional circuit 111 by control module 125d, and remaining second district's pin can't be electrically connected to functional circuit 111 by remaining control module.Under another state, the second district pin 123a to 123d is electrically connected to functional circuit 111 by control module 125a to 125d.
More particularly, in an embodiment, controller 125 is the functional circuits 111 carrying out optionally to be electrically connected by the second part or all of pin the body 110 of mainboard 100 according to one group of control signal.Wherein said control signal can be the BIOS control signal that Basic Input or Output System (BIOS) (basic I/O system, BIOS) is sent here.For example, when user enters in BIOS interface, setting will improve the operation rate of processor 200, then in the present embodiment, BIOS can send BIOS control signal to the controller 125 of slot 120.Which second district's pin control module 125a to 125d then in controller 125 can, according to BIOS control signal, determine be electrically connected to functional circuit 111.
In another embodiment, control signal can be that the universal input that platform courses hub (platform controller hub, PCH) is sent here exports (general purpose I/O, GPIO) signal.For example, when the specific memory slot of the body 110 of mainboard 100 or specific extending element slot are used, then PCH can send GPIO signal, and the control module 125a to 125d in controller 125 according to GPIO signal, can determine the functional circuit 111 which second district's pin being electrically connected to the body 110 of mainboard 100.Or, when the occupied quantity of memory bank of the body 110 of mainboard 100 is more than or equal to a threshold value (such as threshold value can be 3), PCH can send GPIO signal, and the control module 125a to 125d in controller 125 according to GPIO signal, can determine the functional circuit 111 which second district's pin being electrically connected to the body 110 of mainboard 100.In addition, control signal also can be the software control signals that the specific software running on processor 200 is sent here.Specifically, software demand of also can looking voluntarily requires the operation rate improving or reduce processor 200.
In another embodiment, please refer to Fig. 3 A and Fig. 3 B, wherein Fig. 3 A is according to the controller of the utility model another embodiment in the device schematic diagram of the second state, and Fig. 3 B is in the device schematic diagram of the first state according to the controller of another embodiment of the utility model.As shown in Figure 3A, controller 125 comprises a switch 125s, and when switch 125s is in the second state (release), the second district pin 123a to 123d is not electrically connected to the functional circuit 111 of the body 110 of mainboard 100 by controller 125.And as shown in Figure 3 B, when switch 125s is in the first state (pressure), the second district pin 123a to 123d is electrically connected to the functional circuit 111 of the body 110 of mainboard 100 by controller 125.Although in aforesaid embodiment, second district's pin is all electrically connected or is not electrically connected to the functional circuit 111 of the body 110 of mainboard 100 by switch 125s once, but, in some embodiment, switch 125s also just optionally can be electrically connected to second district's pin of part the functional circuit 111 of the body 110 of mainboard 100.
In addition, in some embodiments, please refer to Fig. 4, it is the functional block diagram of the mainboard according to another embodiment of the utility model.As shown in Figure 4, mainboard 100 ' is compared to aforesaid mainboard 100, and the slot 120 ' in the present embodiment does not have controller 125.Relative, the body 110 ' of mainboard 100 ' has controller 125 '.That is, in this embodiment, first district's pin 121 of slot 120 ' is all directly electrically connected to the functional circuit 111 on the body 110 ' of mainboard 100 ', and second district's pin 123 of slot 120 ' is connected to controller 125 ', more optionally second district's pin 123 is electrically connected to the functional circuit 111 on the body 110 ' of mainboard 100 ' by controller 125 '.The structure of controller 125 ' be approximately identical to previous embodiment as flowing mode, repeat no more in this.
In sum, by selectivity, processor is electrically connected to second district's pin of mainboard body, optionally to provide part electric energy to processor, the slot that the utility model discloses can according to the demand of user or electronic installation itself, improve the performance of processor, or reduce the energy consumption (power consumption) of processor.
Although the utility model discloses as above with aforesaid embodiment, so it is not intended to limit the utility model.Not departing from spirit and scope of the present utility model, all variations and amendment, all belong to scope of patent protection of the present utility model.The protection domain defined about the utility model please refer to right.
Claims (23)
1. a slot, is suitable for being connected to a mainboard, fixes a processor, it is characterized in that, comprising with pluggable:
Multiple first district's pin, when described processor is connected to described slot, for being electrically connected to described mainboard by described processor; And
At least one second district's pin, when described processor is connected to described slot, for being optionally electrically connected to described mainboard by described processor.
2. slot as claimed in claim 1, it is characterized in that, also comprise a controller, for when described processor is connected to described slot, part or all of described second district's pin is electrically connected described mainboard by selectivity.
3. slot as claimed in claim 2, it is characterized in that, described controller is, according to a control signal selectivity, part or all of described second district's pin is electrically connected described mainboard, and described control signal is a Basic Input or Output System (BIOS) control signal, universal input output signal or a software control signals.
4. slot as claimed in claim 2, it is characterized in that, described controller comprises a switch, when described switch is in first state, part or whole described second district's pins are electrically connected to described mainboard by described controller, when described switch is in second state, described second district's pin is not electrically connected to described mainboard by described controller.
5. slot as claimed in claim 1, it is characterized in that, the quantity of described first district's pin is 2011.
6. slot as claimed in claim 1, it is characterized in that, the quantity of described second district's pin is not more than 81.
7. slot as claimed in claim 6, it is characterized in that, the quantity of described second district's pin is not more than 72.
8. slot as claimed in claim 6, it is characterized in that, the quantity of described second district's pin is not less than 74.
9. slot as claimed in claim 1, is characterized in that, the quantity of described first district's pin and described second district's pin and between 2012 and 2083.
10. slot as claimed in claim 1, is characterized in that, the quantity of described first district's pin and described second district's pin and between 2085 and 2092.
11. 1 kinds of mainboards, is characterized in that, comprising:
One body; And
One slot, is connected to described body and for being fixed on described body by pluggable for a processor, described slot comprises:
Multiple first district's pin, when described processor is connected to described slot, for being electrically connected to described body by described processor; And
At least one second district's pin, when described processor is connected to described slot, for being optionally electrically connected to described body by described processor.
12. mainboards as claimed in claim 11, it is characterized in that, described slot also comprises a controller, for selectivity, part or all of described second district's pin is electrically connected described body.
13. mainboards as claimed in claim 12, it is characterized in that, described controller is, according to a control signal selectivity, part or all of described second district's pin is electrically connected to described body, and described control signal is a BIOS control signal, universal input output signal or a software control signals.
14. mainboards as claimed in claim 12, it is characterized in that, described controller comprises a switch, when described switch is in first state, part or whole described second district's pins are electrically connected to described body by described controller, when described switch is in second state, described second district's pin is not electrically connected to described body by described controller.
15. mainboards as claimed in claim 11, is characterized in that, also comprise a controller and are electrically connected to described body and described slot respectively, and described controller is used for selectivity and part or all of described second district's pin is electrically connected described body.
16. mainboards as claimed in claim 15, it is characterized in that, described controller is, according to a control signal selectivity, part or all of described second district's pin is electrically connected described body, and described control signal is a BIOS control signal, universal input output signal or a software control signals.
17. mainboards as claimed in claim 15, it is characterized in that, described controller comprises a switch, when described switch is in first state, part or whole described second district's pins are electrically connected to described body by described controller, when described switch is in second state, described second district's pin is not electrically connected to described body by described controller.
18. mainboards as claimed in claim 11, is characterized in that, the quantity of described first district's pin is 2011.
19. mainboards as claimed in claim 11, is characterized in that, the quantity of described second district's pin is not more than 81.
20. mainboards as claimed in claim 19, is characterized in that, the quantity of described second district's pin is not more than 72.
21. mainboards as claimed in claim 19, is characterized in that, the quantity of described second district's pin is not less than 74.
22. mainboards as claimed in claim 11, is characterized in that, the quantity of described first district's pin and described second district's pin and between 2012 and 2083.
23. mainboards as claimed in claim 11, is characterized in that, the quantity of described first district's pin and described second district's pin and between 2085 and 2092.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW104202021 | 2015-02-06 | ||
| TW104202021U TWM508707U (en) | 2015-02-06 | 2015-02-06 | Slot and motherboard |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204631694U true CN204631694U (en) | 2015-09-09 |
Family
ID=54050704
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520164389.3U Expired - Fee Related CN204631694U (en) | 2015-02-06 | 2015-03-23 | Slot and mainboard |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN204631694U (en) |
| TW (1) | TWM508707U (en) |
-
2015
- 2015-02-06 TW TW104202021U patent/TWM508707U/en not_active IP Right Cessation
- 2015-03-23 CN CN201520164389.3U patent/CN204631694U/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| TWM508707U (en) | 2015-09-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102057344A (en) | Sleep processor | |
| CN103412834A (en) | Single SOC chip and multi-working mode multiplexing method of single SOC chip | |
| US9183339B1 (en) | System and method for preparing partially reconfigurable circuit designs | |
| US10409936B2 (en) | Method and apparatus for modelling power consumption of integrated circuit | |
| CN102622044A (en) | Mainboard and dynamic configuration method of peripheral component interface express (PCIE) interface | |
| CN101788947A (en) | Method for monitoring system bus, system bus monitor and system on chip | |
| CN109582371A (en) | low-power-consumption awakening method and device | |
| CN102789264A (en) | Mainboard of computer equipment | |
| CN203535549U (en) | BMC module applicable to application of multiple server main boards | |
| CN204631694U (en) | Slot and mainboard | |
| CN205485799U (en) | Can multiplexing SAS, hard disk backplate of SATA signal | |
| CN108762456A (en) | A kind of rack-mount server construction for electricity and its implementation | |
| CN202904427U (en) | Clock tree generation circuit with multiple function modes | |
| CN108762819B (en) | Method for realizing two-way server mainboard on backboard | |
| CN203720584U (en) | Mini-size COM Express processor module based on ARM processor | |
| CN202795364U (en) | Dynamically reconfigurable test measuring instrument | |
| CN101387966A (en) | Computer equipment with BIOS selection function | |
| CN112564924B (en) | Computer expansion card and block chain terminal equipment | |
| CN113330388B (en) | Chip design method, chip design device, chip and electronic equipment | |
| CN209946765U (en) | High-performance server structure based on domestic CPU | |
| CN206282173U (en) | Mainboard based on FT 1500A chips of soaring | |
| US20130054953A1 (en) | Server with remote reboot and wake-up function | |
| CN103049214B (en) | Magnetic disc array card and there is the disc array system of extended function | |
| CN202711239U (en) | Computer system | |
| CN112433971A (en) | Structure, method and medium for realizing processor self-adaptive SATA and NVME M.2 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP02 | Change in the address of a patent holder |
Address after: Taiwan Xindian District, New Taipei City Chinese Po Road No. 6 Patentee after: GIGA-BYTE TECHNOLOGY Co.,Ltd. Address before: Chinese Taiwan Taipei City store Bao Jiang Road No. 6 Patentee before: GIGA-BYTE TECHNOLOGY Co.,Ltd. |
|
| CP02 | Change in the address of a patent holder | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150909 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |