CN204334843U - Single-chip 16 road video multifunctional optical transmitter and receiver - Google Patents
Single-chip 16 road video multifunctional optical transmitter and receiver Download PDFInfo
- Publication number
- CN204334843U CN204334843U CN201420863555.4U CN201420863555U CN204334843U CN 204334843 U CN204334843 U CN 204334843U CN 201420863555 U CN201420863555 U CN 201420863555U CN 204334843 U CN204334843 U CN 204334843U
- Authority
- CN
- China
- Prior art keywords
- chip
- signal
- video
- data
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Optical Communication System (AREA)
Abstract
The utility model discloses a kind of single-chip 16 road video multifunctional optical transmitter and receiver, overcome in prior art, the circuit structure complex process of video optical multiplexer, the problem had much room for improvement.This utility model contains A/D converter, CPLD chip, serializer, network chip, audio chip, data processing chip, optical module, deserializer, video channel acquisition time chip and D/A converter, corresponding signal data is input in a CPLD chip, one CPLD chip exports 10 parallel-by-bit signals, wherein this 10 parallel-by-bit signal is containing 8 bit data signals, 1 gating signal and 1 bit clock signal, parallel signal obtains serial data through serializer, serial data is after the first video channel acquisition time chip, be sent on fiber channel through the first optical module again.This technology reduces the minimizing at double using the quantity of chip to bring circuit board area occupied at double, and cost of goods manufactured reduces at double.
Description
Technical field
This utility model relates to a kind of video optical fiber transmitting transceiver device, particularly relates to a kind of single-chip 16 road video multifunctional optical transmitter and receiver.
Background technology
At present, known conventional Multi-function optical terminal is all at transmitting terminal, gather a road or two-path video signal with a video chip, with data chip image data signal, to gather a road or two-way audio signal with audio chip, with network chip process network signal, then the multi-signal collected by multiple chip is sent in processor, and signal is after treatment sent into optical module by serializer and become light signal to be sent by optical fiber transform electrical signals again; At receiving terminal, light signal changes into the signal of telecommunication by optical module, then sends into processor through deserializer and processes, then the signal after process is issued each signaling interface display and show.
Generally, the transmitting terminal of Multi-function optical terminal gathers a road or two-path video signal with a chip, a receiving terminal chip sends vision signal, other class signals seemingly, such 16 road video optical multiplexer transmitting terminals and receiving terminal just each needs 16 chips or 8 chips, this scheme causes and uses chip too much and in a large number to take board area, and adds products-hardware cost and maintenance difficulty.
Utility model content
The utility model overcomes the circuit structure complex process of video optical multiplexer in prior art, the problem had much room for improvement, and provides a kind of structure simple single-chip 16 road video multifunctional optical transmitter and receiver.
Technical solution of the present utility model is, there is provided a kind of single-chip 16 road video multifunctional optical transmitter and receiver with following structure: containing A/D converter, CPLD chip, serializer, network chip, audio chip, data processing chip, optical module, deserializer, video channel acquisition time chip and D/A converter, audio signal, vision signal, network signal, data-signal is input in corresponding A/D or D/A converter, the corresponding signal data obtained of sampling is input in a CPLD chip, one CPLD chip exports 10 parallel-by-bit signals, wherein this 10 parallel-by-bit signal is containing 8 bit data signals, 1 gating signal and 1 bit clock signal, parallel signal obtains serial data through serializer, serial data is after the first video channel acquisition time chip, be sent on fiber channel through the first optical module again, receiving terminal is an inverse process, receive through the second optical module, then unstringed by deserializer and obtain parallel data, parallel data is after the second video channel acquisition time chip, input again after in the 2nd CPLD chip, export 10 parallel-by-bit signals, wherein this 10 parallel-by-bit signal is containing 8 bit data signals, 1 gating signal and 1 bit clock signal, last 8 bit data Signal transmissions are in corresponding D/A or A/D converter, obtain the output signal of audio signal, vision signal, network signal, data-signal, wherein the way of analog video input and output is N, N=16.
Described A/D converter is double channel A/D conversion chip, and model is SC9204, and its Jiang Ba 16 road analog video input signal converts 8 position digital signals to a CPLD.Described D/A converter is binary channels D/A conversion chip, and model is SC9764, and its effect the 2nd CPLD is received deserializer Li 16 tunnel 8 bit digital vision signal convert analog video output to through D/A.Described A/D converter, a CPLD chip, serializer are integrated into a chip, and deserializer, the 2nd CPLD chip and D/A converter are integrated into a chip.The model of described first video channel acquisition time chip is CY2216, and the model of the second video channel acquisition time chip is CY2716.
Compared with prior art, the utility model single-chip 16 road video multifunctional optical transmitter and receiver has the following advantages: when properties of product are constant, reduce the minimizing at double using the quantity of chip to bring circuit board area occupied at double, cost of goods manufactured reduces at double.
Accompanying drawing explanation
Fig. 1 is the circuit theory diagrams of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 2 is one of circuit diagram of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 3 is the circuit diagram two of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 4 is the circuit diagram three of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 5 is the circuit diagram four of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 6 is the circuit diagram five of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 7 is the circuit diagram six of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 8 is the circuit diagram seven of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Fig. 9 is the circuit diagram eight of the utility model single-chip 16 road video multifunctional optical transmitter and receiver transmitting terminal;
Figure 10 is one of circuit diagram of the utility model single-chip 16 road video multifunctional optical transmitter and receiver receiving terminal;
Figure 11 is the circuit diagram two of the utility model single-chip 16 road video multifunctional optical transmitter and receiver receiving terminal;
Figure 12 is the circuit diagram three of the utility model single-chip 16 road video multifunctional optical transmitter and receiver receiving terminal;
Figure 13 is the circuit diagram four of the utility model single-chip 16 road video multifunctional optical transmitter and receiver receiving terminal;
Figure 14 is the circuit diagram five of the utility model single-chip 16 road video multifunctional optical transmitter and receiver receiving terminal;
Figure 15 is the circuit diagram six of the utility model single-chip 16 road video multifunctional optical transmitter and receiver receiving terminal;
Figure 16 is the circuit diagram seven of the utility model single-chip 16 road video multifunctional optical transmitter and receiver receiving terminal.
Embodiment
U0 during accompanying drawing illustrates is the first video channel acquisition time chip, U1 is two road A/D conversion chips, U2 is a CPLD, U3 is serializer, U4 is video drive, U5 is 24 audio frequency D/A conversion chips, U6 is 24 audio A/D conversion chip, U7 is 100,000,000 network transceiving chips, U8 is data interface chip, U9 is audio frequency and video, network, data processing chip, U10 is the chip that unstrings, U11 is CPLD chip, U12 is two-pass video D/A chip, U13 is the voicefrequency circuit chip of receiving terminal, the lattice network of U14 receiving terminal, the data circuit of U15 receiving terminal, U16 data-interface.
Below in conjunction with the drawings and specific embodiments, the utility model single-chip 16 road video multifunctional optical transmitter and receiver is described further: as shown in the figure, in the present embodiment, the input port of video adopts BNC connector, in tradition optical transmitter and receiver, analog video is input to video following device, A/D converter is given after following amplification, the data obtained of sampling are input in a CPLD, one CPLD exports parallel signal, parallel signal is converted into serial data by serializer, is sent on fiber channel through optical module.Receiving terminal is an inverse process, receives through optical module, is then inputted in the 2nd CPLD by the unstring parallel data that obtains of deserializer, is finally transferred in D/A converter, obtains analog video signal, through video following device follow amplify after output.
In this practical new optical transmitter and receiver, analog video is input in video following device, gives in highly integrated master control single-chip, and after internal conversion, process, export parallel signal, parallel signal is sent on fiber channel through optical module.Receiving terminal is an inverse process, receive parallel data through optical module, parallel data enters into highly integrated master control single-chip, after internal conversion, process, obtain analog video signal, analog video signal is sent in video following device, exports after following amplification.
Transmitting terminal circuit theory is as follows: the LED of a CPLD major control periphery, the chips such as A/D conversion chip, serializer.One CPLD pin one 2 is crystal oscillator input pins, and this is the clock supplier of whole system; U1 is A/D conversion chip, and wherein AA0 is the channel selecting pin of A/D converter; AA1 is the clock pins of A/D converter; AA2-AA9 is that 8 of A/D converter export data, and it mainly becomes 8 position digital signals to a CPLD video data acquiring, then through serializer, ten digits train of signal is changed into differential signal; U3 is serializer chip, and pin two 1,22 is differential signal outputs, this chip be exactly 10 bit data become differential signal to 7 of optical module, 8 pins, then by optical fiber, Signal transmissions is gone out.
Receiving terminal circuit principle is as follows: fiber-optic signal is after U5, and U5 chip is the individual chip that unstrings, and the differential data received is reduced into 10 bit data to the 2nd CPLD by its 5,6 pins; U6 is the 2nd CPLD, the LED of major control periphery, the chips such as D/A conversion chip, deserializer; U4 is video driver circuit, in order to ensure video input impedance and output impedance, also has insulation blocking and signal amplification; U7 is D/A conversion chip, and wherein AA1 is the channel selecting pin of D/A converter; AA0 is the clock pins of D/A converter; AA2-AA9 is 8 of D/A converter and exports data, is exported after 8 of its mainly video data acquiring are reduced into analog video signal after this video drive chip of U2 by BNC connector.
The utility model, by increasing the group number of A/D converter and D/A converter, realizes the way processing vision signal, adopts 8 groups of A/D converters and D/A converter, can reach the object of process 16 tunnel vision signal.
A/D converter, a CPLD chip, serializer are integrated into an integrated chip of making a start by the utility model, and deserializer, the 2nd CPLD chip and D/A converter are integrated into a receiving end integrated chip.
Claims (5)
1. a single-chip 16 road video multifunctional optical transmitter and receiver, containing A/D converter, CPLD chip, serializer, network chip, audio chip, data processing chip, optical module, deserializer, video channel acquisition time chip and D/A converter, it is characterized in that: audio signal, vision signal, network signal, data-signal is input in corresponding A/D or D/A converter, the corresponding signal data obtained of sampling is input in a CPLD chip, one CPLD chip exports 10 parallel-by-bit signals, wherein this 10 parallel-by-bit signal is containing 8 bit data signals, 1 gating signal and 1 bit clock signal, parallel signal obtains serial data through serializer, serial data is after the first video channel acquisition time chip, be sent on fiber channel through the first optical module again, receiving terminal is an inverse process, receive through the second optical module, then unstringed by deserializer and obtain parallel data, parallel data is after the second video channel acquisition time chip, input again after in the 2nd CPLD chip, export 10 parallel-by-bit signals, wherein this 10 parallel-by-bit signal is containing 8 bit data signals, 1 gating signal and 1 bit clock signal, last 8 bit data Signal transmissions are in corresponding D/A or A/D converter, obtain the output signal of audio signal, vision signal, network signal, data-signal, wherein the way of analog video input and output is N, N=16.
2. single-chip 16 road according to claim 1 video multifunctional optical transmitter and receiver, it is characterized in that: described A/D converter is double channel A/D conversion chip, model is SC9204, and its Jiang Ba 16 road analog video input signal converts 8 position digital signals to a CPLD.
3. single-chip 16 road according to claim 1 video multifunctional optical transmitter and receiver, it is characterized in that: described D/A converter is binary channels D/A conversion chip, model is SC9764, and its effect the 2nd CPLD is received deserializer Li 16 tunnel 8 bit digital vision signal convert analog video output to through D/A.
4. single-chip 16 road according to claim 1 video multifunctional optical transmitter and receiver, it is characterized in that: described A/D converter, a CPLD chip, serializer are integrated into a chip, deserializer, the 2nd CPLD chip and D/A converter are integrated into a chip.
5. single-chip 16 road according to claim 1 video multifunctional optical transmitter and receiver, is characterized in that: the model of described first video channel acquisition time chip is CY2216, and the model of the second video channel acquisition time chip is CY2716.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420863555.4U CN204334843U (en) | 2014-12-31 | 2014-12-31 | Single-chip 16 road video multifunctional optical transmitter and receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201420863555.4U CN204334843U (en) | 2014-12-31 | 2014-12-31 | Single-chip 16 road video multifunctional optical transmitter and receiver |
Publications (1)
Publication Number | Publication Date |
---|---|
CN204334843U true CN204334843U (en) | 2015-05-13 |
Family
ID=53171147
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201420863555.4U Expired - Fee Related CN204334843U (en) | 2014-12-31 | 2014-12-31 | Single-chip 16 road video multifunctional optical transmitter and receiver |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN204334843U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109977059A (en) * | 2019-03-28 | 2019-07-05 | 清华大学 | A kind of parallel data bit wide translation circuit for serial line interface |
WO2023123897A1 (en) * | 2021-12-30 | 2023-07-06 | 深圳市广和通无线股份有限公司 | Video data processing method and apparatus, and electronic device and storage medium |
-
2014
- 2014-12-31 CN CN201420863555.4U patent/CN204334843U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109977059A (en) * | 2019-03-28 | 2019-07-05 | 清华大学 | A kind of parallel data bit wide translation circuit for serial line interface |
WO2023123897A1 (en) * | 2021-12-30 | 2023-07-06 | 深圳市广和通无线股份有限公司 | Video data processing method and apparatus, and electronic device and storage medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN204334843U (en) | Single-chip 16 road video multifunctional optical transmitter and receiver | |
CN105445535A (en) | Digital current transducer and detection device | |
CN104660989A (en) | Optical fiber-to-full configuration type Camera link real-time image optical transceiver based on FPGA | |
CN102944869A (en) | Radar intermediate-frequency receiving and signal processing board based on TM320C6678 | |
CN102928821A (en) | Multi-functional radar signal processing plate | |
CN204360377U (en) | Veneer multi-channel wide band signal synchronous | |
CN202085167U (en) | Single fiber multi-service optical transceiver | |
CN204993692U (en) | Single -chip is data four ways HD -CVI high definition video optical transmitter and receiver all way | |
CN203574782U (en) | Multi-channel video image acquisition and transmission device based on camera interface standards | |
CN203984593U (en) | Integrated digital-to-analogue conversion single-chip two road video optical multiplexers | |
CN104269041A (en) | High bit rate data acquisition and transmission system based on star topology framework | |
CN101754005B (en) | Digital video signal conversion device and digital video signal transmission system | |
CN203435092U (en) | Dual-channel eight-path video optical transmitter-receiver | |
CN203573128U (en) | FPGA-based multi-channel data acquisition system | |
CN203984592U (en) | Integrated digital-to-analogue conversion single-chip video optical multiplexer | |
CN203984591U (en) | Integrated digital-to-analogue conversion single-chip one road video optical multiplexer | |
CN204993694U (en) | Single -chip four ways HD -CVI high definition video optical transmitter and receiver | |
CN104243939A (en) | Temperature control type optical transceiver | |
CN204681383U (en) | A kind of high-speed data acquistion system based on Networks of Fiber Communications | |
CN210112162U (en) | Video processing module capable of realizing multi-channel video signal output and acquisition | |
CN203708281U (en) | Multifunctional remote-measurement code type converter | |
CN205071229U (en) | Digital video fiber transmission system is used in experiment teaching | |
CN203071911U (en) | Parallel alternate signal sampling system with sampling error automatic compensation | |
CN202720481U (en) | High speed data processor | |
CN203340053U (en) | Device using FPGA to achieve synchronization of multi-channel serial ADC |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150513 Termination date: 20191231 |
|
CF01 | Termination of patent right due to non-payment of annual fee |