CN1869781A - Manufacturing method of array substrate of semi-reflection semi-penetration liquid crystal display - Google Patents
Manufacturing method of array substrate of semi-reflection semi-penetration liquid crystal display Download PDFInfo
- Publication number
- CN1869781A CN1869781A CN 200610094333 CN200610094333A CN1869781A CN 1869781 A CN1869781 A CN 1869781A CN 200610094333 CN200610094333 CN 200610094333 CN 200610094333 A CN200610094333 A CN 200610094333A CN 1869781 A CN1869781 A CN 1869781A
- Authority
- CN
- China
- Prior art keywords
- semi
- protective seam
- layer
- reflection
- metal level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 38
- 238000004519 manufacturing process Methods 0.000 title claims description 29
- 239000004973 liquid crystal related substance Substances 0.000 title abstract description 3
- 239000002184 metal Substances 0.000 claims abstract description 71
- 238000000034 method Methods 0.000 claims abstract description 33
- 230000001681 protective effect Effects 0.000 claims description 61
- 239000003990 capacitor Substances 0.000 claims description 18
- 239000004065 semiconductor Substances 0.000 claims description 16
- 230000035515 penetration Effects 0.000 claims description 15
- 230000000295 complement effect Effects 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 6
- 238000001459 lithography Methods 0.000 claims 4
- 239000010410 layer Substances 0.000 abstract 10
- 239000011241 protective layer Substances 0.000 abstract 4
- 230000000149 penetrating effect Effects 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 6
- 238000001259 photo etching Methods 0.000 description 5
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Landscapes
- Liquid Crystal (AREA)
Abstract
A method for preparing array base plate of semireflection-semitransmission liquid crystal display includes forming transparent conductive layer, the first metal layer, the first protective layer and the second metal layer in sequence on substrate then forming a dielectric layer on substrate; removing off dielectric layer and second metal layer as well as the first protective layer at certain positions to form a channel region above dielectric layer; forming the third metal layer and the second protective layer on base plate; defining three said metal layers and two protective layers as well as transparent layer in following their forming process correspondingly.
Description
Technical field
The present invention relates to a kind of manufacture method of LCD, is a kind of manufacture method of array base palte of semi-reflection and semi-transparent type LCD concretely.
Background technology
Recently photoelectric technology is constantly weeded out the old and bring forth the new, and adds the arrival of digital times, has promoted the flourish of LCD market.LCD because have that high image quality, volume are little, in light weight, numerous advantages such as low driving voltage and low consumpting power.Therefore be widely used in PDA(Personal Digital Assistant), mobile phone, shoot with video-corder projector, on consumer communication such as notebook, desktop display, automobile-used display and projection TV or the electronic product, and replace cathode-ray tube (CRT) gradually, and become the main flow of display.
The manufacture method of the thin film transistor (TFT) array of LCD (TFT Array) substrate mainly is to combine with deposition, photoetching and three kinds of different process of etching now.In these three kinds of technologies, the highest with the production cost of photoetching process.Therefore how to reduce the needed photoetching process number of tft array substrate whole manufacturing process, promptly reduce required mask number, just become panel big factory in various countries' to reduce the primary problem of production of liquid crystal displays cost.
Summary of the invention
Therefore the object of the invention with the manufacture method of the array base palte that a kind of semi-reflection and semi-transparent type LCD is provided, according to this method, only need three to four road masks just can finish the making of semi-reflection and semi-transparent type LCD.Therefore can significantly reduce the production cost of LCD and improve its output.
For realizing foregoing invention purpose of the present invention, the manufacture method that the invention provides a kind of array base palte of semi-reflection and semi-transparent type LCD comprises: form transparency conducting layer and the first metal layer in regular turn on substrate; Define the first metal layer and transparency conducting layer simultaneously with half mode mask, make the first metal layer have the complementary patterns of grid, first lead, electric capacity line and pixel penetration region, transparency conducting layer has pixel electrode; Afterwards, form first protective seam and second metal level in regular turn on substrate; Second metal level of exposure definition behind is to form grid, first lead and electric capacity line; Afterwards, form dielectric layer on substrate; Define dielectric layer, second metal level and first protective seam simultaneously with half mode mask; Remove the dielectric layer of pixel penetration region top and part first protective seam of second metal level and side, remove the end dielectric layer and first protective seam on every side of first lead simultaneously; Form channel region on the dielectric layer directly over the grid; Afterwards, form the 3rd metal level on substrate, and define the 3rd metal level to form second lead, form source electrode simultaneously and drain in the both sides of channel region, wherein drain electrode and transparency conducting layer electrically join; At last, form second protective seam on substrate; Exposure behind defines first protective seam and second protective seam, to remove first protective seam and second protective seam of pixel penetration region top.
The present invention also provides: a kind of manufacture method of array base palte of semi-reflection and semi-transparent type LCD: comprising: form transparency conducting layer and the first metal layer in regular turn on substrate; Define the first metal layer and transparency conducting layer simultaneously with half mode mask, make the first metal layer have the complementary patterns of grid, first lead, electric capacity line and pixel penetration region, transparency conducting layer has pixel electrode; Afterwards, form first protective seam and second metal level in regular turn on substrate; Second metal level of exposure definition behind is to form grid, first lead and electric capacity line; Afterwards, form dielectric layer and semiconductor layer in regular turn on substrate; Define semiconductor layer, dielectric layer, second metal level and first protective seam simultaneously with half mode mask, remove part first protective seam of semiconductor layer, dielectric layer and second metal level and the side of pixel penetration region top, remove end semiconductor layer, dielectric layer and first protective seam on every side of first lead simultaneously, form channel region simultaneously on the dielectric layer directly over the grid; Afterwards, form the 3rd metal level on substrate, and define the 3rd metal level to form second lead, form source electrode simultaneously and drain in the both sides of channel region, wherein drain electrode and transparency conducting layer electrically join; At last, form second protective seam on substrate; Exposure behind defines first protective seam and second protective seam, to remove first protective seam and second protective seam of pixel penetration region top.
Beneficial effect of the present invention is, utilizes exposure behind and half mode mask to reduce the mask number of required use, only needs the mask of three roads to four roads, promptly finishes the making of semi-reflection and semi-transparent type LCD.In addition,,, the footprint area of reservior capacitor on substrate be can also reduce, and then the aperture opening ratio of penetrating region and the briliancy of display improved except increasing the capacitance of unit area by the series connection of reservior capacitor.
Description of drawings
Figure 1A-Fig. 1 G is each operation stage sectional view of array base palte of the semi-reflection and semi-transparent type LCD of a preferred embodiment of the present invention;
Fig. 2 A-Fig. 2 D is each operation stage sectional view of array base palte of the semi-reflection and semi-transparent type LCD of another preferred embodiment of the present invention.
TFT regions A reservior capacitor zone C transparency conducting layer 110
Grid complementary pattern 120a lock connection pad complementary patterns 120d second metal level 140
Gate dielectric layer 150a the 3rd metal level 170 expands electric capacity line 170c
Second reservior capacitor, 171 second protective seams, 180 pixel region B
Lock connection pad region D the first metal layer 120 electric capacity line complementary patterns 120c
First protective seam, 130 grid 140a electric capacity line 140c
First reservior capacitor, 141 contact holes, 151 channel region 160a
Embodiment
Describe implementation process of the present invention in detail below with reference to accompanying drawing, as the person skilled in the art after understanding preferred embodiment of the present invention, the technology that discloses according to the present invention change and modify after technology do not break away from spirit of the present invention and scope.
Embodiment one:
Figure 1A-Fig. 1 G is each operation stage sectional view of array base palte of the semi-reflection and semi-transparent type LCD of a preferred embodiment of the present invention., from left to right be the section of structure of TFT regions A, pixel region B, reservior capacitor zone C and lock connection pad region D in regular turn please earlier referring to Figure 1A.On substrate 100, form earlier transparency conducting layer 110 and the first metal layer 120 in regular turn.Define the first metal layer 120 and transparency conducting layer 110 simultaneously with first road, half mode mask again, make the first metal layer 120 form complementary patterns 120a, 120c, the 120d of grid, electric capacity line, scanning linear (not illustrating) and lock connection pad, form reflection horizon 120b in the reflecting part of pixel region B simultaneously, and transparency conducting layer 110 forms pixel electrode. Complementary patterns 120a, 120c, the 120d of grid, electric capacity line, scanning linear (not illustrating) and lock connection pad are intended for the mask of follow-up behind step of exposure, and reflection horizon 120b is used for reflecting external light.
See also Figure 1B, on substrate 100, form first protective seam 130 and second metal level 140 in regular turn.Utilize the first metal layer 120 as mask, define second metal level 140 with the behind Exposure mode, complementary patterns on the first metal layer 120 is transferred on second metal level 140, make it form grid 140a, electric capacity line 140c, scanning linear (not illustrating) and lock connection pad 140d, the penetrating component at pixel region B forms expendable metal layer 140b simultaneously.Wherein electric capacity line 140c, first protective seam 130 under it and transparency conducting layer 110 threes constitute first reservior capacitor 141.
See also Fig. 1 C, on substrate 100, form dielectric layer 150.
See also Fig. 1 D, define dielectric layer 150, second metal level 140 and first protective seam 130 simultaneously with the second road mask.The employed second road mask is half mode mask.Utilize the difference of each regional penetration of mask, make that each regional photoresistance has different thickness on the photoetching metacoxal plate,, define under the photoresistance several layers structure simultaneously with in subsequent etch technology.Wherein the reflecting part of pixel region B and lock connection pad region D are the highest with the photoresistance thickness of exterior domain, and the photoresistance thickness above lock connection pad 140d takes second place, and the photoresistance thickness of the penetrating component of pixel region B and lock connection pad 140d peripheral region is zero.So; in etch process, can remove expendable metal layer 140b and the dielectric layer 150 on it and part first protective seam 130 of side thereof of the penetrating component of pixel region B; remove the lock connection pad 140d dielectric layer 150 and first protective seam 130 on every side simultaneously, to expose lock connection pad 140d.After etching, be positioned at the dielectric layer 150 on the grid, can be used as gate dielectric layer 150a.Be positioned at 150 of dielectric layers on electric capacity line 140c and the scanning linear (not illustrating) and can be used for guardwire, and provide wire insulation to use.
See also Fig. 1 E, on substrate 100, form semiconductor layer, with the 3rd road mask definition semiconductor layer, to form channel region 160a on the dielectric layer directly over the grid 140a 150.In preferred embodiment, semiconductor layer comprises amorphous silicon layer and position N type doped amorphous silicon layer thereon.
The second road mask among Fig. 1 D also can be merged into half mode mask with the 3rd road mask among Fig. 1 E.On substrate 100, form earlier dielectric layer 150 and semiconductor layer 160 in regular turn, define semiconductor layer 160, dielectric layer 150, second metal level 140 and first protective seam 130 simultaneously with one half mode mask more afterwards, to save the mask number.After photoetching process, photoresistance thickness above channel region 160a is the highest, photoresistance thickness above lock connection pad 140d takes second place again, the photoresistance thickness of the penetrating component of lock connection pad 140d peripheral region and pixel region B is minimum, and all the other regional photoresistance thickness are then between the photoresistance thickness and the photoresistance thickness above the lock connection pad 140d of channel region 160a top.
See also Fig. 1 F figure, on substrate, form the 3rd metal level 170, define the 3rd metal level 170, to form source electrode 170a, drain electrode 171a simultaneously, to expand lock connection pad 170d, signal wire (not illustrating) and signal bonding pad (not illustrating) with the 4th road mask.Source electrode 170a and drain electrode 171a are positioned at the both sides of channel region 160a, and wherein drain 171a and transparency conducting layer 110 are electrically connected.Expand lock connection pad 170d and lock connection pad 140d and directly join, can reduce the impedance of lock connection pad 140d.The structure proximate that expands lock connection pad 170d, also can optionally form structure proximate and expand connection pad in the signal of lock connection pad 140d, to reduce the impedance of signal bonding pad therefore in the part of signal bonding pad in signal bonding pad on signal bonding pad.
See also Fig. 1 G figure, on substrate 100, form second protective seam 180, utilize second protective seam 180 of exposure definition behind, to remove second protective seam 180 and first protective seam 130 of the penetrating component top that is positioned at pixel region B simultaneously.
Embodiment two:
Fig. 2 A-2D is each operation stage sectional view of array base palte of the semi-reflection and semi-transparent type LCD of another preferred embodiment of the present invention.Wherein, form transparency conducting layer to the step that forms dielectric layer, embodiment two and embodiment one are roughly the same, so can directly scheme relative narration explanation referring to 1A-1C.
See also Fig. 2 A, after forming dielectric layer 150, define dielectric layer 150, second metal level 140 and first protective seam 130 simultaneously with the second road mask.In this step, remove the expendable metal layer 140b and dielectric layer 150 structures on it of the penetrating component of pixel region B, remove the dielectric layer 150 and first protective seam 130 of first reservior capacitor, 141 sides top simultaneously, to form contact hole 151.In addition, also remove the lock connection pad 140d dielectric layer 150 and first protective seam 130 on every side simultaneously, to expose lock connection pad 140d.
See also Fig. 2 B, after forming contact hole 151, on substrate 100, form semiconductor layer, with the 3rd road mask definition semiconductor layer, to form channel region 160a on the dielectric layer directly over the grid 140a 150.With embodiment one, the second road mask of Fig. 2 A and the 3rd road mask of Fig. 2 B can be merged into single road half mode mask, this road mask roughly with embodiment one in mentioned identical, except many patterns of contact hole on mask.
See also Fig. 2 C figure, on substrate 100, form the 3rd metal level 170, define the 3rd metal level 170 with the 4th road mask, to form source electrode 170a, drain electrode 171a simultaneously, expand electric capacity line 170c, to expand lock connection pad 170d, signal wire (not illustrating) and signal bonding pad (not illustrating).Source electrode 170a and drain electrode 171a are positioned at the both sides of channel region 160a, and drain electrode 171a then is electrically connected with transparency conducting layer 110.Expand electric capacity line 170c and be positioned on the dielectric layer 150 of electric capacity line 140c top, expand electric capacity line 170c and be electrically connected through contact hole 151 and transparency conducting layer 110.Expand electric capacity line 170c, the dielectric layer under it 150 and electric capacity line 140c, the three constitutes second reservior capacitor 171. Second reservior capacitor 171 and 141 series connection of first reservior capacitor except increasing the capacitance of unit area, can also reduce the footprint area of reservior capacitor on substrate, and then the aperture opening ratio of the penetrating component of raising pixel region and the briliancy of display.
See also Fig. 2 D figure, on substrate 100, form second protective seam 180, utilize second protective seam 180 of exposure definition behind, to remove second protective seam 180 and first protective seam 130 of the penetrating component top that is positioned at pixel region B simultaneously.
By the invention described above preferred embodiment as can be known, use the present invention and have following advantage.
(1) only need three to four road masks just can finish the making of semi-reflection and semi-transparent type LCD.Therefore can significantly reduce the production cost of LCD and improve its output.
(2) can and expand the lock dielectric by the lock connection pad and directly join or connect, with the impedance of reduction distribution.
(3) by the reservior capacitor series connection,, the footprint area of reservior capacitor on substrate be can also reduce, and then the aperture opening ratio of penetrating region and the briliancy of display improved to increase the capacitance of unit area.
Above embodiment and be used to illustrate implementation process of the present invention is not to be used to limit protection scope of the present invention.
Claims (16)
1. the manufacture method of the array base palte of a semi-reflection and semi-transparent type LCD is characterized in that, comprises at least:
Form a transparency conducting layer and a first metal layer in regular turn on a substrate;
Definition the first metal layer and transparency conducting layer make the first metal layer have the complementary patterns of a grid, one first lead, an electric capacity line and a pixel penetration region, and transparency conducting layer have a pixel electrode;
Form one first protective seam and one second metal level in regular turn on substrate;
Define second metal level, to form grid, first lead and electric capacity line, wherein electric capacity line, first protective seam under it and transparency conducting layer constitute a reservior capacitor;
Form a dielectric layer on substrate;
Remove the dielectric layer of pixel penetration region top and part first protective seam of second metal level and side, remove a terminal dielectric layer and first protective seam on every side of first lead simultaneously;
Form a channel region on the dielectric layer directly over the grid;
Form one the 3rd metal level on substrate;
Define the 3rd metal level, to form one second lead, form one source pole and simultaneously and drain in the both sides of channel region, wherein drain electrode and transparency conducting layer electrically join; And
Form one second protective seam on substrate; And
Define second protective seam and first protective seam, to remove second protective seam and first protective seam of pixel penetration region top.
2. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 1 is characterized in that, the step of definition the first metal layer and transparency conducting layer is with half mode mask lithography and etching.
3. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 1 is characterized in that, second metal level is with exposure definition behind.
4. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 1 is characterized in that, removes the dielectric layer of pixel penetration region top and the step of second metal level, with half mode mask lithography and etching.
5. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 1 is characterized in that, defines the step of second protective seam and first protective seam, with exposure definition behind.
6. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 1 is characterized in that, the step that defines the 3rd metal level also comprises: form and expand the end of lock connection pad at first lead.
7. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 1; it is characterized in that; after the step that forms dielectric layer, also comprise: remove the dielectric layer and first protective seam of reservior capacitor one side top, to form a contact hole.
8. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 7, it is characterized in that, the step that defines the 3rd metal level also comprises: form one and expand the electric capacity line on the dielectric layer of electric capacity line top, expand the electric capacity line and electrically join through contact hole and transparency conducting layer.
9. the manufacture method of the array base palte of a semi-reflection and semi-transparent type LCD is characterized in that, comprises at least:
Form a transparency conducting layer and a first metal layer in regular turn on a substrate;
Definition the first metal layer and transparency conducting layer make the first metal layer have the complementary patterns of a grid, one first lead, an electric capacity line and a pixel penetration region, and transparency conducting layer have a pixel electrode;
Form one first protective seam and one second metal level in regular turn on substrate;
Define second metal level to form grid, first lead and electric capacity line, wherein electric capacity line, first protective seam under it and transparency conducting layer constitute a reservior capacitor;
Form a dielectric layer and semi-conductor layer in regular turn on substrate;
Remove part first protective seam of semiconductor layer, dielectric layer and second metal level and the side of pixel penetration region top, remove terminal semiconductor layer, dielectric layer and first protective seam on every side of first lead simultaneously, form a channel region simultaneously on the dielectric layer directly over the grid;
Form one the 3rd metal level on substrate;
Define the 3rd metal level, to form one second lead, form one source pole and simultaneously and drain in the both sides of channel region, wherein drain electrode and transparency conducting layer electrically join; And
Form one second protective seam on substrate; And
Define second protective seam and first protective seam, to remove second protective seam and first protective seam of pixel penetration region top.
10. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 9 is characterized in that, the step of definition the first metal layer and transparency conducting layer is with half mode mask lithography and etching.
11. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 9 is characterized in that, second metal level is with exposure definition behind.
12. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 9 is characterized in that, removes the step of semiconductor layer, dielectric layer and second metal level of pixel penetration region top, with half mode mask lithography and etching.
13. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 9 is characterized in that, defines the step of second protective seam and first protective seam, is with exposure definition behind.
14. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 9 is characterized in that, the step that defines the 3rd metal level also comprises: form and expand the end of lock connection pad at first lead.
15. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 9; it is characterized in that; after the step that forms dielectric layer and semi-conductor layer, also comprise: remove the dielectric layer and first protective seam of reservior capacitor one side top, to form a contact hole.
16. the manufacture method of the array base palte of semi-reflection and semi-transparent type LCD as claimed in claim 15, it is characterized in that, the step that defines the 3rd metal level also comprises: form one and expand the electric capacity line on the dielectric layer of electric capacity line top, expand the electric capacity line and electrically join through contact hole and transparency conducting layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100943330A CN100412632C (en) | 2006-06-30 | 2006-06-30 | Manufacturing method of array substrate of semi-reflection semi-penetration liquid crystal display |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100943330A CN100412632C (en) | 2006-06-30 | 2006-06-30 | Manufacturing method of array substrate of semi-reflection semi-penetration liquid crystal display |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1869781A true CN1869781A (en) | 2006-11-29 |
| CN100412632C CN100412632C (en) | 2008-08-20 |
Family
ID=37443478
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100943330A Expired - Fee Related CN100412632C (en) | 2006-06-30 | 2006-06-30 | Manufacturing method of array substrate of semi-reflection semi-penetration liquid crystal display |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100412632C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102543896A (en) * | 2011-11-15 | 2012-07-04 | 友达光电股份有限公司 | Display panel |
| CN102569192A (en) * | 2012-03-06 | 2012-07-11 | 深圳市华星光电技术有限公司 | Method for manufacturing array substrate of semi-transmission and semi-reflection type liquid crystal display |
| CN113206124A (en) * | 2020-02-03 | 2021-08-03 | 京东方科技集团股份有限公司 | Display panel and display device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100372579B1 (en) * | 2000-06-21 | 2003-02-17 | 엘지.필립스 엘시디 주식회사 | A method for fabricating array substrate for liquid crystal display device and the same |
| JP4354205B2 (en) * | 2003-03-27 | 2009-10-28 | 三菱電機株式会社 | Liquid crystal display device and manufacturing method thereof |
| JP2005283690A (en) * | 2004-03-29 | 2005-10-13 | Quanta Display Japan Inc | Liquid crystal display and its manufacturing method |
| JP4191641B2 (en) * | 2004-04-02 | 2008-12-03 | 三菱電機株式会社 | Transflective liquid crystal display device and manufacturing method thereof |
-
2006
- 2006-06-30 CN CNB2006100943330A patent/CN100412632C/en not_active Expired - Fee Related
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102543896A (en) * | 2011-11-15 | 2012-07-04 | 友达光电股份有限公司 | Display panel |
| CN102543896B (en) * | 2011-11-15 | 2015-07-08 | 友达光电股份有限公司 | Display panel |
| CN102569192A (en) * | 2012-03-06 | 2012-07-11 | 深圳市华星光电技术有限公司 | Method for manufacturing array substrate of semi-transmission and semi-reflection type liquid crystal display |
| CN102569192B (en) * | 2012-03-06 | 2014-04-09 | 深圳市华星光电技术有限公司 | Method for manufacturing array substrate of semi-transmission and semi-reflection type liquid crystal display |
| CN113206124A (en) * | 2020-02-03 | 2021-08-03 | 京东方科技集团股份有限公司 | Display panel and display device |
| WO2021155783A1 (en) * | 2020-02-03 | 2021-08-12 | 京东方科技集团股份有限公司 | Array substrate, electronic device substrate and electronic device |
| US12119354B2 (en) | 2020-02-03 | 2024-10-15 | Boe Technology Group Co., Ltd. | Array substrate, electronic device substrate and electronic device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100412632C (en) | 2008-08-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2017166341A1 (en) | Method for manufacturing tft substrate and manufactured tft substrate | |
| KR100830601B1 (en) | Method of manufacturing an array substrate of a transflective liquid crystal display | |
| CN105514033B (en) | The production method of array substrate | |
| US20110128459A1 (en) | Thin film transistor array substrate, fabrication method thereof, and liquid crystal display using the tft array substrate | |
| US11914253B2 (en) | Array substrate and manufacturing method thereof, display panel | |
| CN105679714A (en) | Array substrate and manufacturing method therefor | |
| EP3608950A1 (en) | Tft substrate and manufacturing method thereof | |
| US10181484B2 (en) | TFT substrate manufacturing method and TFT substrate | |
| CN103515375B (en) | Array base palte and manufacture method thereof and display unit | |
| CN103293797B (en) | A kind of thin-film transistor LCD device and preparation method thereof | |
| WO2020093442A1 (en) | Method for manufacturing array substrate, and array substrate | |
| CN1632675A (en) | Method for manufacturing dot structure of thin film transistor liquid crystal display | |
| CN106024705B (en) | The production method of TFT substrate | |
| CN1151406C (en) | Thin-film transistor LCD and its making method | |
| CN1154174C (en) | Manufacture of planar display | |
| CN1869781A (en) | Manufacturing method of array substrate of semi-reflection semi-penetration liquid crystal display | |
| CN1832149A (en) | Film transistor array substrate and its manufacturing method | |
| CN103996657B (en) | A kind of thin film transistor base plate and preparation method thereof and liquid crystal display | |
| US10996502B2 (en) | Display panel and method of manufacturing the same | |
| US6916691B1 (en) | Method of fabricating thin film transistor array substrate and stacked thin film structure | |
| CN100342552C (en) | Thin film transistor and manufacturing method thereof | |
| CN101409262B (en) | Pixel structure manufacturing method | |
| KR20080080772A (en) | Array substrate for liquid crystal display device and method for fabricating the same | |
| CN1519618A (en) | Liquid crystal display with reflection being reduced | |
| CN1280667C (en) | Liquid crystal display manufactured from thin film transistors as well as manufacturing method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080820 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |