CN112970055B - Pixel circuit, display device, driving method of pixel circuit and electronic equipment - Google Patents
Pixel circuit, display device, driving method of pixel circuit and electronic equipment Download PDFInfo
- Publication number
- CN112970055B CN112970055B CN201980072974.1A CN201980072974A CN112970055B CN 112970055 B CN112970055 B CN 112970055B CN 201980072974 A CN201980072974 A CN 201980072974A CN 112970055 B CN112970055 B CN 112970055B
- Authority
- CN
- China
- Prior art keywords
- transistor
- driving
- pixel circuit
- signal
- light emission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 34
- 238000012937 correction Methods 0.000 claims abstract description 38
- 238000005070 sampling Methods 0.000 claims abstract description 30
- 238000010586 diagram Methods 0.000 description 35
- 239000008186 active pharmaceutical agent Substances 0.000 description 22
- 230000008878 coupling Effects 0.000 description 14
- 238000010168 coupling process Methods 0.000 description 14
- 238000005859 coupling reaction Methods 0.000 description 14
- 230000000052 comparative effect Effects 0.000 description 12
- 239000003990 capacitor Substances 0.000 description 10
- 239000011159 matrix material Substances 0.000 description 6
- 230000003071 parasitic effect Effects 0.000 description 6
- 230000008033 biological extinction Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000005401 electroluminescence Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000007667 floating Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Provided is a pixel circuit provided with: a light emitting Element (EL); a driving transistor (T2) having a first terminal connected to an anode of the light emitting Element (EL); a sampling transistor (T3) having a second terminal connected to the gate of the driving transistor (T2) and sampling the signal voltage written to the driving transistor (T2); a light emission control transistor (T1) having a first terminal connected to a second terminal of the drive transistor (T2), and a power supply line for supplying a power supply voltage to the second terminal; and a reset transistor (T4) for resetting the anode of the light emitting Element (EL) to a predetermined potential at a predetermined timing, wherein the pixel circuit turns on the light emission control transistor (T1) and writes a power supply voltage to the second terminal of the driving transistor (T2) before the signal voltage is switched from the video signal of the previous frame to the threshold correction reference potential of the driving transistor (T2).
Description
Technical Field
The present disclosure relates to a pixel circuit, a display device, a driving method of the pixel circuit, and an electronic apparatus.
Background
In recent years, in the field of display devices, a flat-panel (flat-panel) display device has been mainly used in which pixels including light-emitting portions are arranged in rows and columns (in a matrix). As one type of flat panel display devices, there are so-called current-driven electro-optical devices that use a change in light emission luminance according to a value of a current flowing through a light emitting portion, for example, organic EL display devices that use an organic electroluminescence (Electro Luminescence:el) element.
In a flat display device typified by this organic EL display device, there is a case where a variation in transistor characteristics (for example, threshold voltage) of a driving transistor for driving an electro-optical element occurs in each pixel due to a process variation or the like. For example, patent document 1 discloses a technique of a display device capable of shortening a writing time of an initialization voltage to a gate node of a driving transistor when performing a correction operation of characteristics of the driving transistor.
Prior art literature
Patent literature
Patent document 1: japanese patent application laid-open No. 2015-34861.
Disclosure of Invention
Problems to be solved by the invention
However, when an image having a specific pattern is to be displayed, for example, if the characteristic of the driving transistor is corrected by the technique disclosed in patent document 1 or the like, a phenomenon called lateral crosstalk may occur in which a luminance difference occurs in the white display portion.
Accordingly, in the present disclosure, a novel and improved pixel circuit, a display device, a driving method of the pixel circuit, and an electronic apparatus capable of preventing occurrence of lateral crosstalk when displaying an image having a specific pattern are proposed.
Means for solving the problems
According to the present disclosure, there is provided a pixel circuit including: a light emitting element; a driving transistor, a first terminal of which is connected to an anode of the light emitting element; a sampling transistor having a second terminal connected to a gate of the driving transistor, and sampling a signal voltage written to the driving transistor; a light emission control transistor having a first terminal connected to the second terminal of the driving transistor and a second terminal connected to a power supply line for supplying a power supply voltage; and a reset transistor that resets an anode of the light emitting element to a predetermined potential at a predetermined timing, wherein the pixel circuit turns on the light emission control transistor before the signal voltage is switched from a video signal of a previous frame to a threshold correction reference potential of the driving transistor, and writes the power supply voltage to a second terminal of the driving transistor.
Further, according to the present disclosure, there is provided a method of driving a pixel circuit including: a light emitting element; a driving transistor, a first terminal of which is connected to an anode of the light emitting element; a sampling transistor having a second terminal connected to a gate of the driving transistor, and sampling a signal voltage written to the driving transistor; a light emission control transistor having a first terminal connected to the second terminal of the driving transistor and a second terminal connected to a power supply line for supplying a power supply voltage; and a reset transistor resetting an anode of the light emitting element to a predetermined potential at a predetermined timing, wherein the driving method of the pixel circuit includes turning on the light emission control transistor before the signal voltage is switched from a video signal of a previous frame to a threshold correction reference potential of the driving transistor, and writing the power supply voltage to a second terminal of the driving transistor.
Drawings
Fig. 1 is an explanatory diagram showing an exemplary configuration of a display device 100 according to an embodiment of the present disclosure.
Fig. 2 is an explanatory diagram showing a more detailed configuration example of the display device 100 according to the same embodiment.
Fig. 3 is an explanatory diagram showing a more detailed configuration example of the display device 100 according to the same embodiment.
Fig. 4 is an explanatory diagram showing the pixel circuit shown in fig. 3 extracted.
Fig. 5 is an explanatory diagram showing a comparative example of a driving method of the display device 100 of the same embodiment.
Fig. 6 is an explanatory diagram showing an example of a display pattern displayed on the display device 100.
Fig. 7 is an explanatory diagram showing a driving timing example in the comparative example.
Fig. 8 is an explanatory diagram showing a driving timing example in the comparative example.
Fig. 9 is an explanatory diagram showing a driving timing example in the comparative example.
Fig. 10 is an explanatory diagram showing a driving timing example in the comparative example.
Fig. 11 is an explanatory diagram showing a driving method of the display device 100 according to the same embodiment.
Fig. 12 is an explanatory diagram showing an example of driving timing.
Fig. 13 is an explanatory diagram showing an example of driving timing.
Fig. 14 is an explanatory diagram showing an example of driving timing.
Fig. 15 is an explanatory diagram showing a driving method of the display device 100 according to the same embodiment.
Fig. 16 is an explanatory diagram showing a modification of the pixel circuit of the display device 100 according to the same embodiment.
Fig. 17 is an explanatory diagram showing a driving example in the display device 100 having the pixel circuit shown in fig. 16.
Fig. 18 is an explanatory diagram showing a driving example in the display device 100 having the pixel circuit shown in fig. 16.
Fig. 19 is an explanatory diagram showing a driving example in the display device 100 having the pixel circuit shown in fig. 16.
Fig. 20 is an explanatory diagram showing a driving example in the display device 100 having the pixel circuit shown in fig. 16.
Detailed Description
Hereinafter, preferred embodiments of the present disclosure will be described in detail with reference to the accompanying drawings. In the present specification and the drawings, components having substantially the same functional constitution are denoted by the same reference numerals, and repetitive description thereof will be omitted.
The description is made in the following order.
1. Embodiments of the present disclosure
1.1. Description of the display device, the driving method of the display device, and the electronic apparatus of the present disclosure
1.2. Construction example and operation example
1.3. Modification examples
2. Summary
< 1> Embodiment of the present disclosure
[1.1 ] Description of the display device, method of driving the display device, and electronic apparatus of the present disclosure
The display device of the present disclosure is a planar (flat panel) display device configured by providing a pixel circuit including a sampling transistor and a holding capacitor in addition to a driving transistor for driving a light emitting portion. Examples of the flat display device include an organic EL display device, a liquid crystal display device, and a plasma display device. Among these display devices, organic EL display devices use electroluminescence of an organic material, and use organic EL elements that use a phenomenon of light emission when an electric field is applied to an organic thin film as light emitting elements (electro-optical elements) of pixels.
An organic EL display device using an organic EL element as a light emitting portion of a pixel has the following features. That is, since the organic EL element can be driven at an applied voltage of 10V or less, the organic EL display device consumes less power. Since the organic EL element is a self-luminous element, the organic EL display device has higher visibility of an image than a liquid crystal display device which is the same flat display device, and further, does not require an illumination member such as a backlight, so that it is easy to reduce the weight and thickness. Further, since the response speed of the organic EL element is very high, which is about several microseconds, the organic EL display device does not generate a residual image when displaying a moving image.
The organic EL element is a self-luminous element, and is a current-driven electro-optical element. Examples of the current-driven electro-optical element include an inorganic EL element, an LED element, and a semiconductor laser element, in addition to an organic EL element.
A flat display device such as an organic EL display device can be used as a display unit (display device) in various electronic devices including the display unit. As various electronic devices, besides a television system, there can be exemplified: a head mounted display, a digital camera, a video camera, a game machine, a portable information device such as a notebook type Personal computer or an electronic book, a portable communication device such as a PDA (Personal DIGITAL ASSISTANT) or a portable telephone, and the like.
In the display device, the driving method of the display device, and the electronic apparatus of the present disclosure, the driving section may be configured to have a floating state of the gate node of the driving transistor and then a floating state of the source node. The driving unit may be configured to write the signal voltage to the source node of the driving transistor by the sampling transistor while keeping the source node in a floating state. The initialization voltage can be formed as follows: is supplied to the signal line at a timing different from the signal voltage, and is written from the signal line to the gate node of the driving transistor by sampling of the sampling transistor.
In the display device, the driving method of the display device, and the electronic apparatus of the present disclosure including the above-described preferred configuration, the pixel circuit can be configured to be formed over a semiconductor such as silicon. Further, the driving transistor can be configured by a P-channel transistor. For the following reasons, not an N-channel transistor but a P-channel transistor is used as the driving transistor.
In the case where a transistor is formed not on an insulator such as a glass substrate but on a semiconductor such as silicon, the transistor is not three terminals of a source/gate/drain but four terminals of a source/gate/drain/back gate (base). In the case of using an N-channel transistor as the driving transistor, the back gate (substrate) voltage is 0V, which adversely affects the operation of correcting the variation in threshold voltage of the driving transistor for each pixel.
In addition, compared with an N-channel transistor having an LDD (Lightly Doped Drain ) region, a P-channel transistor having no LDD region has less variation in transistor characteristics, which is advantageous for realizing miniaturization of pixels and further for realizing high definition of a display device. For this reason, when it is assumed that the transistor is formed over a semiconductor such as silicon, a P-channel transistor is preferably used as the driving transistor instead of an N-channel transistor.
In the display device, the driving method of the display device, and the electronic apparatus of the present disclosure including the above-described preferred configuration, the sampling transistor may be configured by a P-channel transistor.
In the display device, the driving method of the display device, and the electronic apparatus of the present disclosure including the above-described preferred configuration, the pixel circuit may have a configuration including a light emission control transistor for controlling light emission/non-light emission of the light emitting portion. In this case, the light emission control transistor may be formed of a P-channel transistor.
In the display device, the driving method of the display device, and the electronic apparatus of the present disclosure including the above-described preferred configuration, the holding capacitance can be connected between the gate node and the source node of the driving transistor. Further, the pixel circuit can be configured to have an auxiliary capacitance connected between a source node of the driving transistor and a node of a fixed potential.
Alternatively, in the display device, the driving method of the display device, and the electronic apparatus of the present disclosure including the above-described preferred configurations, the pixel circuit may have a configuration including a switching transistor connected between a drain node of the driving transistor and a cathode node of the light emitting portion. In this case, the switching transistor may be formed of a P-channel transistor. The driving unit may be configured to turn on the switching transistor during a period in which the light emitting unit does not emit light.
In the display device, the driving method of the display device, and the electronic apparatus of the present disclosure including the above-described preferred configuration, the driving section activates the signal for driving the switching transistor before the sampling timing of the initialization voltage of the sampling transistor. The light emission control transistor may be configured to be inactive after the signal for driving the light emission control transistor is activated. In this case, the driving unit can be configured as follows: the sampling of the initialization voltage of the sampling transistor is completed before the signal driving the light emission control transistor is brought into the inactive state.
1.2 Construction example and operation example
Next, a configuration example of a display device according to an embodiment of the present disclosure will be described. Fig. 1 is an explanatory diagram showing an exemplary configuration of a display device 100 according to an embodiment of the present disclosure. A configuration example of a display device 100 according to an embodiment of the present disclosure will be described below with reference to fig. 1.
The pixel portion 110 has a configuration in which pixels each provided with an organic EL element and other self-luminous elements are arranged in a matrix. The pixel portion 110 includes scanning lines provided in a horizontal direction for pixels arranged in a matrix in units of rows, and signal lines provided for each column so as to be orthogonal to the scanning lines.
The horizontal selector 120 sequentially transfers a predetermined sampling pulse, and sequentially latches image data by the sampling pulse, thereby distributing the image data to the signal lines. The horizontal selector 120 performs analog-to-digital conversion processing on the image data assigned to each signal line, thereby generating a driving signal indicating the light emission luminance of each pixel connected to each signal line in a time-division manner. The horizontal selector 120 outputs the driving signal to the corresponding signal line.
The vertical scanner 130 generates a driving signal for each pixel in response to driving of the signal line of the horizontal selector 120, and outputs the driving signal to the scanning line SCN. Accordingly, the display device 100 sequentially drives the pixels arranged in the pixel section 110 by the vertical scanner 130, and causes the pixels to emit light at the signal levels of the signal lines set by the horizontal selector 120, thereby displaying a desired image in the pixel section 110.
Fig. 2 is an explanatory diagram showing a more detailed configuration example of the display device 100 according to the embodiment of the present disclosure. A configuration example of the display device 100 according to the embodiment of the present disclosure will be described below with reference to fig. 2.
In the pixel portion 110, a pixel 111R for displaying red, a pixel 111G for displaying green, and a pixel 111B for displaying blue are arranged in a matrix.
The vertical scanner 130 includes an auto-zero scanner 131, a drive scanner 132, and a write scanner 133. By supplying signals from each scanner to pixels arranged in a matrix in the pixel section 110, the TFTs provided in each pixel are turned on and off.
Fig. 3 is an explanatory diagram showing a more detailed configuration example of the display device 100 according to the embodiment of the present disclosure. A configuration example of the display device 100 according to the embodiment of the present disclosure will be described below with reference to fig. 3.
Fig. 3 illustrates a pixel circuit for one pixel arranged in a matrix in the pixel portion 110. The pixel circuit includes transistors T1 to T4, capacitors C1 and C2, and an organic EL element EL. Fig. 4 is an explanatory diagram showing the pixel circuit shown in fig. 3 extracted.
The transistor T1 is a light emission control transistor that controls light emission of the organic EL element EL. The transistor T1 is connected between a power supply node of the power supply voltage VCCP and a source node (source electrode) of the transistor T2, and controls light emission/non-light emission of the organic EL element EL by driving of a light emission control signal output from the driving scanner 132.
The transistor T2 is a driving transistor for driving the organic EL element EL by causing a driving current corresponding to the holding voltage of the capacitor C2 to flow through the organic EL element EL.
The transistor T3 writes the signal voltage Vsig to the gate node (gate electrode) of the transistor T2 by sampling the signal voltage Vsig supplied from the write scanner 133.
The transistor T4 is a reset transistor connected between a drain node (drain electrode) of the transistor T2 and a current discharge destination node (e.g., power supply VSS). The transistor T4 controls the organic EL element EL not to emit light during the non-emission period of the organic EL element EL, under the drive of the drive signal from the auto-zero scanner 131. The transistors T1 to T4 can each be formed as a P-channel transistor.
The capacitor C2 is connected between the gate node and the source node of the transistor T2, and holds the signal voltage Vsig written by the sampling of the transistor T3. The capacitor C1 is connected between the source node of the transistor T2 and a node of a fixed potential (e.g., a power supply node of the power supply voltage VCCP). The capacitor C1 functions as follows: when the signal voltage is written, the source voltage variation of the transistor T2 is suppressed, and the gate-source voltage Vgs of the transistor T2 is set to the threshold voltage Vth of the transistor T2. Further, cp is a parasitic capacitance between the signal line Data and the power supply voltage Vccp.
In this display device 100, a pixel portion 110, a horizontal selector 120, a vertical scanner 130, and the like are collectively formed on a transparent insulating substrate such as a glass substrate by using polysilicon TFTs. The polysilicon TFT cannot avoid variations in threshold voltage and mobility, and there is a problem in that image quality deteriorates due to these variations in a display device using an organic EL element.
Therefore, for example, it is conceivable to configure a pixel circuit with a circuit configuration shown in fig. 4 to correct variations in threshold voltage and mobility of the driving transistor.
Regarding the driving method of the display device 100 having the above-described configuration, first, the driving method of the comparative example will be described with respect to the technology prior to the technology of the present disclosure (i.e., the driving method of the embodiment).
Fig. 5 is an explanatory diagram showing a comparative example of a driving method of the display device 100 according to the embodiment of the present disclosure. Fig. 5 shows time shifts of the horizontal synchronization signal XVD, the signal voltage Vdata, the signal DS from the driving scanner 132, the signal WS from the writing scanner 133, and the signal AZ from the auto-zero scanner 131. Fig. 5 also shows the time shifts of the Source potential Source and Gate potential Gate of the transistor T2, and the Anode potential Anode of the organic EL element EL.
The period until time t1 is a light emission period of the previous frame. Before this time T1, the signal DS goes from high to low, and the transistor T1 goes from off to on. At time t1, signal AZ goes from high to low, the light emission period ends, and the extinction period starts. The signal AZ is changed from high to low to prevent a current from flowing into the organic EL element EL in a Vth correction period described later, and the organic EL element EL emits light.
During the period from time t1 to t2, the signal voltage Vdata changes to the offset voltage Vofs. The offset voltage Vofs is a reference potential for Vth correction. Thereafter, at time T2, the extinction period ends and the Vth preparation period starts, so that the signal WS goes from high to low, and the transistor T3 turns on from off. The transistor T3 is turned on, and the gate of the transistor T2 is connected to the signal line Data, so that the gate voltage of the transistor T2 drops to the offset voltage Vofs.
If the time T3 is reached, the signal WS goes from low to high, and the transistor T3 goes from on to off. If the transistor T3 is changed from on to off, the gate of the transistor T2 is disconnected from the signal line Data.
Thereafter, if the time T4 is reached, the signal DS changes from low to high, and the transistor T1 changes from on to off. The pass signal DS is high, and enters the Vth correction period. In the Vth correction period, the gate-source voltage Vgs of the transistor T2 is set to the threshold voltage Vth of the transistor T2. Further, at time t5 during Vth correction, the signal AZ changes from low to high.
Thereafter, at time T6, the signal WS goes from high to low, and becomes a writing period of the signal voltage Vsig to the transistor T2. During this writing period, the gate potential of the transistor T2 becomes Vsig. At time T7, the signal WS goes from low to high, and the writing period of the signal voltage Vsig to the transistor T2 ends. At time T8, signal DS goes from high to low, and transistor T1 is turned on, thereby forming a light emission period in which organic EL element EL emits light. During the light emission period, the source potential of the transistor T2 becomes the power supply voltage VCCP of the pixel circuit.
Fig. 6 is an explanatory diagram showing an example of a display pattern displayed on the display device 100. As shown in fig. 6, consider a display pattern in which the background is made white (high gray scale) and two black windows are provided therein. Here, the row of only white (high gradation) display pixels in the front section (upper section) of the black window is defined as the nth row, the first section of the black window is defined as the n+1th row, and the second section of the black window is defined as the n+2th row.
Fig. 7 is an explanatory diagram showing driving timing examples of the signal lines Data of the n-th, n+1-th, and n+2-th rows, the signal line Vccp for supplying the power supply voltage, and the signals WS, AZ, and DS of the respective rows in the above-described comparative example.
Here, attention is paid to the fluctuation of the potential Vdata of the signal line Data. If the front stage of the nth row is a white gradation, and Vsig and Vofs are in relation of Vsig < Vofs, when the potential Vdata is switched to Vofs, coupling enters the signal line Vccp in the positive potential direction via the parasitic capacitance Cp, and at this moment, the potential of the signal line Vccp rises by the coupling amount.
The potential supplied from the signal line Vccp is always supplied to all pixels through the metal power supply line, and therefore the potential of the signal line Vccp is about to return to Vccp, but if the wiring impedance increases by the expansion and high definition of the pixel region, the slew rate becomes slow. At this time, the transistor T1 of the pixel circuit is turned on, and the operation of writing the potential Vccp to the source of the transistor T2 is performed.
However, even at the point in time when the transistor T1 is turned off, the potential of the signal line Vccp is not returned to the potential Vccp yet, and the potential of the signal line Vccp is in the state of vccp+αv, the gate-source voltage Vgs of the transistor T2 at the start of Vth correction becomes larger.
For the n+1th row, which is the start row of the black window, since the n-th row of the previous row is white gray, the source voltage of the transistor T2 at the Vth correction becomes vccp+αv as well.
On the other hand, for the n+2 th row, the black signal (=vsig > Vofs) is included in the preceding row, the more the black signal pixels (i.e., the larger the width of the black window), the more the coupling is into the signal line Vccp in the negative potential direction when switching to Vofs. That is, the gate-source voltage Vgs of the transistor T2 tends to be small in Vth correction.
Fig. 8, 9, and 10 show driving of white pixels in the n-th, n+1th, and n+2th rows in the above comparative example. In the driving of the n+2 th row in fig. 10, the gate-source voltage Vgs of the transistor T2 before Vth correction becomes smaller than that in the driving of the n+1 th row in fig. 8 and 9.
Thus, the gate potential Vg and the source potential Vs of the transistor T2 after correction in the n+2 th row are higher than those in the n+1 th row, and the gate-source voltage Vgs of the transistor T2 after writing the video signal in the n+2 th row is lower than those in the n+1 th row. That is, the current in the n+2-th row is smaller than the current in the n-th row and the n+1-th row, and the white display in the n+2-th row is darker than the current in the n-th row and the n+1-th row. That is, if the comparative example shown in fig. 5 is driven, the line next to the edge of the black window becomes dark, and as shown in fig. 6, crosstalk is visually recognized.
Accordingly, in the embodiment of the present disclosure, a driving method of the display device 100 that does not generate crosstalk in the case of displaying the black window shown in fig. 6 is provided.
Fig. 11 is an explanatory diagram showing a driving method of the display device 100 according to the embodiment of the present disclosure. The display device 100 of the embodiment of the present disclosure is different in transition timing of the state of the signal DS from the drive scanner 132 from the above-described comparative example. In the above comparative example, during the light emission period of the previous frame, the signal DS goes from high to low, and after the potential of the signal line Data is switched to Vofs, the signal DS goes from low to high.
However, in the display device 100 according to the embodiment of the present disclosure, the signal DS changes from high to low during the light emission period of the previous frame, and thereafter, the signal DS changes from low to high before the potential of the signal line Data changes to Vofs. That is, the display device 100 of the embodiment of the present disclosure turns off the transistor T1 before the potential of the signal line Data is switched to Vofs.
The display device 100 according to the embodiment of the present disclosure is characterized in that the potential Vccp is written to the source of the transistor T2 without being affected by coupling by switching the state of the control signal DS in the above-described manner.
Fig. 12 to 14 are explanatory diagrams showing driving of the n-th, n+1th, and n+2th lines of the image shown in fig. 6 of the display device 100 according to the embodiment of the present disclosure, respectively.
First, the driving of the nth row of the image shown in fig. 6 of the display device 100 according to the embodiment of the present disclosure will be described with reference to fig. 12. Fig. 12 shows time shifts of the horizontal synchronization signal XVD, the signal voltage Vdata, the signal DS from the driving scanner 132, the signal WS from the writing scanner 133, and the signal AZ from the auto-zero scanner 131. Fig. 12 also shows the time transition of the Source potential Source and Gate potential Gate of the transistor T2 and the Anode potential Anode of the organic EL element EL.
The period until time t1 is a light emission period of the previous frame. Before this time T1, the signal DS goes from high to low, and the transistor T1 goes from off to on. At time t1, signal AZ goes from high to low, the light emission period ends, and the extinction period starts. The signal AZ is changed from high to low to prevent a current from flowing into the organic EL element EL in a Vth correction period described later, and the organic EL element EL emits light.
Next, at a time point of time T2, the signal DS changes from low to high, and the transistor T1 changes from on to off.
Thereafter, if the potential of the signal line Data changes to Vofs higher than Vsig at a point in time after the time t2 and before the time t3, coupling proceeds into the signal line Vccp in the positive potential direction, and at this instant, the potential of the signal line Vccp rises by the coupling amount. However, at this point in time, the transistor T1 is turned off, and therefore the influence of the potential change of the signal line Vccp does not affect the source potential of the transistor T2. Therefore, even if the potential of the signal line Data changes to Vofs, the source potential of the transistor T2 remains vccp=vref.
Thereafter, at time T3, the extinction period ends and the Vth preparation period starts, so that the signal WS goes from high to low, and the transistor T3 turns on from off. When the transistor T3 is turned on, the gate of the transistor T2 is connected to the signal line Data, and the gate voltage of the transistor T2 drops to the offset voltage Vofs.
If the time T4 is reached, the signal WS goes from low to high and the transistor T3 goes from on to off. If the transistor T3 is changed from on to off, the gate of the transistor T2 is disconnected from the signal line Data. The Vth correction period is entered from time T4, and the gate-source voltage Vgs of the transistor T2 is set to the threshold voltage Vth of the transistor T2. Further, at time t5 in the Vth correction period, the signal AZ changes from low to high.
Thereafter, at time T6, the signal WS goes from high to low, and becomes a writing period of the signal voltage Vsig to the transistor T2. During this writing period, the gate potential of the transistor T2 becomes Vsig. At time T7, the signal WS goes from low to high, and the writing period of the signal voltage Vsig to the transistor T2 ends. At time T8, signal DS goes from high to low, and transistor T1 turns on, thereby forming a light emission period during which organic EL element EL emits light. During light emission, the source potential of the transistor T2 is the power supply voltage vccp=vref.
The same applies to the driving of the n+1th row shown in fig. 13 and the n+2th row shown in fig. 14. That is, in the present embodiment, the signal DS is high, and the potential of the signal line Data is changed at the timing when the transistor T1 is turned off, thereby not affecting the source potential of the transistor T2 by coupling.
As described above, the display device 100 according to the embodiment of the present disclosure can prevent crosstalk from occurring when a special pattern such as a black window is displayed on a white background and can realize high-quality image display by controlling switching of the state of the signal DS in the above-described manner.
The display device 100 of the embodiment of the present disclosure can write the potential Vofs to the gate of the transistor T2 in advance one or more horizontal periods before the horizontal period in which Vth correction is performed. Fig. 15 is an explanatory diagram showing a driving method of the display device 100 according to the embodiment of the present disclosure. Fig. 15 shows a case where the state of the signal line WS is changed in the n+1th and n+2th rows in order to write the potential Vofs to the gate of the transistor T2 in advance in the immediately preceding horizontal period of the horizontal period in which Vth correction is performed.
By writing the potential Vofs to the gate of the transistor T2 in advance one or more horizontal periods before the horizontal period in which Vth correction is performed, the display device 100 of the embodiment of the present disclosure can set the gate-source voltage of the transistor T2 at the start of Vth correction without being affected by the video signal of the previous frame.
Although an example in which the pixel circuit is formed of a P-type MOSFET has been described so far, even in the case where the pixel circuit is formed of an N-type MOSFET, occurrence of crosstalk can be prevented similarly, and high-quality image display can be realized.
Fig. 16 is an explanatory diagram showing a modification of the pixel circuit in the display device 100 according to the embodiment of the present disclosure. Fig. 16 shows a pixel circuit constituted by four N-type MOSFETs.
The transistor T11 is a light emission control transistor that controls light emission of the organic EL element EL. The transistor T11 is connected between a power supply node of the power supply voltage VCCP and a source node (source electrode) of the transistor T12, and controls light emission/non-light emission of the organic EL element EL by driving of a light emission control signal output from the driving scanner 132.
The transistor T12 is a driving transistor, and drives the organic EL element EL by causing a driving current corresponding to the holding voltage of the capacitor C12 to flow through the organic EL element EL.
The transistor T13 writes the signal voltage Vsig to the gate node (gate electrode) of the transistor T12 by sampling the signal voltage Vsig supplied from the write scanner 133.
The transistor T14 is a reset transistor connected between a drain node (drain electrode) of the transistor T12 and a current discharge destination node (e.g., power supply VSS). The transistor T14 controls the organic EL element EL not to emit light during the non-emission period of the organic EL element EL, under the drive of the drive signal from the auto-zero scanner 131. The transistors T11 to T14 can each be formed of an N-channel transistor.
In the display device 100 including the pixel circuit shown in fig. 16, a case where an image having a black window shown in fig. 6 is displayed is considered. As described above, the row of only white (high gradation) display pixels in the front section (upper section) of the black window is defined as the nth row, the first section of the black window is defined as the n+1th row, and the second section of the black window is defined as the n+2th row.
Fig. 17 is an explanatory diagram showing a driving example of the n+1th row in the display device 100 having the pixel circuit shown in fig. 16. Fig. 18 is an explanatory diagram showing a driving example of the n+2th row in the display device 100 including the pixel circuit shown in fig. 16. Fig. 17 and 18 show time shifts of the signal voltage Vdata, the signal DS from the drive scanner 132, the signal WS from the write scanner 133, and the signal AZ from the auto-zero scanner 131. Fig. 17 and 18 also show the time shifts of the source potential Vs and the gate potential Vg of the transistor T12. Fig. 17 and 18 also show the time shift of the source potential Vs of the transistor T14.
At time t1, the signals WS, AZ go from low to high. Thereby, the transistors T13 and T14 are switched from off to on. When the transistor T13 is turned on, the gate potential of the transistor T12 becomes Vofs, and the source potential drops to Vss.
At time t2, signal AZ goes from high to low. Thereby, the transistor T14 is switched from on to off. When the transistor T14 turns off, the source potential Vs of the transistor T12 is disconnected from the power supply potential Vss, and starts to rise due to the charge stored in the capacitor C12.
Thereafter, at time t3, the signal WS goes from high to low. Thereby, the transistor T13 is switched from on to off. The transistor T13 turns off, and the gate of the transistor T12 is disconnected from the signal line Data. Further, at the time point of this time t3, the potential of the signal line Data changes to Vsig.
Thereafter, if time t4 is reached, the signal WS is again changed from low to high. Thereby, the transistor T13 is switched from off to on. The transistor T13 is turned on, and the gate potential of the transistor T12 becomes Vsig.
Thereafter, at time t5, the signal WS goes from high to low. Thereby, the transistor T13 is switched from on to off. At the time point of time t6, the signal DS goes from high to low. Thereby, the transistor T11 is switched from on to off, and a current flows through the organic EL element EL, and the organic EL element EL emits light.
When the pixel circuit shown in fig. 16 is driven in the above manner, at the time T1 when the signal voltage Vdata is switched from Vsig to Vofs, if there is no influence of coupling, the source potential of the transistor T12 changes in the manner shown by the broken line. However, as noted in the P-channel pixel circuit, the potential of Vss written to the source of the transistor T12 fluctuates due to the influence of coupling via parasitic capacitance.
In the pixel circuit of the n+1th row shown in fig. 17 and the pixel circuit of the n+2th row shown in fig. 18, the coupled potential direction changes, and the gate-source voltage Vgs of the transistor T12 at the start of Vth correction varies in the Vth correction period from time T3 to T4. Further, the gate-source voltage Vgs of the transistor T12 after the video signal writing period from time T4 to T5 ends is also different between the pixel circuit of the n+1th row and the pixel circuit of the n+2th row, and as a result, crosstalk occurs when the display device 100 performs the driving shown in fig. 17 and 18.
Therefore, in the present embodiment, the timing of turning on and off the transistor T14, which determines the source node of the transistor T12 at the start of Vth correction, is set before the potential Vdata of the signal line is switched from Vsig in the preceding stage to Vofs. By driving in the above manner, the present embodiment can perform Vth correction of the transistor T12 without being affected by coupling via parasitic capacitance. In the present embodiment, the influence of coupling via parasitic capacitance is eliminated, so that occurrence of crosstalk can be prevented.
Fig. 19 is an explanatory diagram showing a driving method of the n+1st row in the display device 100 including the pixel circuit shown in fig. 16 according to the present embodiment. In fig. 19, the time shifts of the signal voltage Vdata, the signal DS from the driving scanner 132, the signal WS from the writing scanner 133, the signal AZ from the auto-zero scanner 131 are shown. Fig. 19 also shows the time shifts of the source potential Vs and the gate potential Vg of the transistor T12. Fig. 19 also shows the time shift of the source potential Vs of the transistor T14.
In the present embodiment, as shown in fig. 19, the signal AZ is switched from low to high at a point of time t1 before the potential Vdata of the signal line is switched from Vsig of the preceding stage to Vofs. By switching the signal AZ from low to high at the point of time T1, the transistor T14 is switched from on to off. Even if the coupling at the time of switching the signal voltage Vdata from Vsig to Vofs is entered into the source potential Vs by turning off the transistor T14, the source potential Vs of the transistor T12 is not affected.
Accordingly, the display device 100 according to the present embodiment eliminates the influence of coupling via parasitic capacitance by performing the driving shown in fig. 19, and can prevent occurrence of crosstalk.
The display device 100 of the embodiment of the present disclosure may write the potential Vofs to the gate of the transistor T12 in advance one or more horizontal periods before the horizontal period in which Vth correction is performed.
Fig. 20 is an explanatory diagram showing a driving method of the n+1th row in the display device 100 including the pixel circuit shown in fig. 16 according to the present embodiment. The time shifts of the signal voltage Vdata, the signal DS from the driving scanner 132, the signal WS from the writing scanner 133, and the signal AZ from the auto-zero scanner 131 are shown in fig. 20. Fig. 20 also shows the time shifts of the source potential Vs and the gate potential Vg of the transistor T12. Fig. 20 also shows the time shift of the source potential Vs of the transistor T14.
In the driving method shown in fig. 20, the signal WS is changed from low to high at the time point of time t1 in the immediately preceding horizontal period of the horizontal period in which Vth correction is performed. The transistor T13 becomes conductive by the signal WS going from low to high. The transistor T13 is turned on, and the potential Vofs is written to the gate of the transistor T12. At the time point of time T2, the potential of the signal line Data becomes Vsig, and the signal WS goes from high to low, and the transistor T13 becomes off.
Thereafter, at a point of time t3 before Vsig from the preceding stage is switched to Vofs, the signal AZ is switched from low to high. By switching the signal AZ from low to high at the point in time of time T3, the transistor T14 is switched from on to off. Even if the coupling at the time of switching the signal voltage Vdata from Vsig to Vofs is entered into the source potential Vs by turning off the transistor T14, the source potential Vs of the transistor T12 is not affected. Thereafter, the same driving as that shown in fig. 19 is performed.
Thus, the display device 100 according to the embodiment of the present disclosure can set the gate-source voltage of the transistor T12 at the start of Vth correction without being affected by the video signal of the previous frame.
<2. Summary >
As described above, according to the embodiments of the present disclosure, it is possible to provide the display device 100, which can prevent crosstalk from occurring when a special pattern such as a black window is displayed on a white background, and can realize high-quality image display.
Also, an electronic device including the display device according to the embodiment of the present disclosure is also provided. The electronic apparatus provided with the display device of the embodiment of the present disclosure has two effects of optimizing contrast and preventing lateral crosstalk. Such electronic devices exist: portable telephones such as televisions and smart phones, tablet type portable terminals, personal computers, portable game machines, portable music playing devices, digital cameras, digital video cameras, wristwatch type portable terminals, wearable devices, and the like.
The preferred embodiments of the present disclosure have been described in detail above with reference to the drawings, but the technical scope of the present disclosure is not limited to the above examples. It is obvious that a person having ordinary skill in the art of the present disclosure can think of various changes and modifications within the scope of the technical idea described in the claims, and it should be understood that these naturally also belong to the technical scope of the present disclosure.
The effects described in the present specification are merely illustrative and not restrictive. That is, the technology of the present disclosure may exert other effects that are obvious to those skilled in the art from the description of the present specification, together with or instead of the above effects.
In addition, the following constitution also falls within the technical scope of the present disclosure.
(1) A pixel circuit includes:
a light emitting element;
a driving transistor, a first terminal of which is connected to an anode of the light emitting element;
a sampling transistor having a second terminal connected to a gate of the driving transistor, and sampling a signal voltage written to the driving transistor;
A light emission control transistor having a first terminal connected to the second terminal of the driving transistor and a second terminal connected to a power supply line for supplying a power supply voltage; and
A reset transistor for resetting the anode of the light emitting element to a predetermined potential at a predetermined timing,
The pixel circuit turns on the light emission control transistor before the signal voltage is switched from the video signal of the previous frame to the threshold correction reference potential of the driving transistor, and writes the power supply voltage to the second terminal of the driving transistor.
(2) The pixel circuit according to the above (1), wherein,
The pixel circuit turns on the sampling transistor in a horizontal period of one or more preceding horizontal periods of the horizontal period in which threshold correction of the driving transistor is performed, to set a threshold correction reference potential for the gate of the driving transistor.
(3) The pixel circuit according to the above (1) or (2), wherein,
The light emission control transistor is a P-channel transistor, and the first terminal of the light emission control transistor is a drain.
(4) The pixel circuit according to any one of (1) to (3), wherein,
The reset transistor is a P-channel transistor.
(5) The pixel circuit according to any one of (1) to (4), wherein,
The drive transistor is a P-channel transistor, the first terminal of the drive transistor is a drain, and the second terminal of the drive transistor is a source.
(6) The pixel circuit according to the above (1) or (2), wherein,
The light emission control transistor is an N-channel transistor, and the first terminal of the light emission control transistor is a source.
(7) The pixel circuit according to any one of (1), (2) and (6), wherein,
The reset transistor is an N-channel transistor.
(8) The pixel circuit according to any one of (1), (2), (6) and (7), wherein,
The drive transistor is an N-channel transistor, the first terminal of the drive transistor is a source, and the second terminal of the drive transistor is a drain.
(9) A display device is provided with:
a pixel array portion in which the pixel circuit according to any one of (1) to (8) is arranged; and
And a driving circuit for driving the pixel array section.
(10) An electronic device is provided, which comprises a first electronic device,
The display device according to (9).
(11) A method for driving a pixel circuit includes:
a light emitting element;
a driving transistor, a first terminal of which is connected to an anode of the light emitting element;
a sampling transistor having a second terminal connected to a gate of the driving transistor, and sampling a signal voltage written to the driving transistor;
A light emission control transistor having a first terminal connected to the second terminal of the driving transistor and a second terminal connected to a power supply line for supplying a power supply voltage; and
A reset transistor for resetting the anode of the light emitting element to a predetermined potential at a predetermined timing,
The driving method of the pixel circuit includes turning on the light emission control transistor before the signal voltage is switched from the video signal of the previous frame to the threshold correction reference potential of the driving transistor, and writing the power supply voltage to the second terminal of the driving transistor.
Symbol description
100. A display device; 110. a pixel section; 111B, pixels; 111G, pixels; 111R, pixels; 120. a horizontal selector; 130. a vertical scanner; 131. an auto-zeroing scanner; 132. driving a scanner; 133. writing into a scanner; c1, a capacitor; c2, a capacitor; t1, a transistor; t2, a transistor; t3, a transistor; and T4, a transistor.
Claims (11)
1. A pixel circuit includes:
a light emitting element;
a driving transistor, a first terminal of which is connected to an anode of the light emitting element;
A sampling transistor having a second terminal connected to a gate of the driving transistor, sampling a signal voltage written to the driving transistor, and a first terminal connected to a signal line;
A light emission control transistor having a first terminal connected to the second terminal of the driving transistor and a second terminal connected to a power supply line for supplying a power supply voltage; and
A reset transistor for resetting the anode of the light emitting element to a predetermined potential at a predetermined timing,
In the light emission period of the previous frame, the signal voltage is a video signal, the light emission control transistor is turned on from off, and then the signal voltage is switched from the video signal of the previous frame to the threshold correction reference potential of the driving transistor, wherein the pixel circuit turns the light emission control transistor from on to off before the signal voltage is switched from the video signal of the previous frame to the threshold correction reference potential of the driving transistor.
2. The pixel circuit of claim 1, wherein,
The pixel circuit turns on the sampling transistor in a horizontal period of one or more preceding horizontal periods of the horizontal period in which threshold correction of the driving transistor is performed, to set a threshold correction reference potential for the gate of the driving transistor.
3. The pixel circuit of claim 1, wherein,
The light emission control transistor is a P-channel transistor, and the first terminal of the light emission control transistor is a drain.
4. The pixel circuit of claim 1, wherein,
The reset transistor is a P-channel transistor.
5. The pixel circuit of claim 1, wherein,
The drive transistor is a P-channel transistor, the first terminal of the drive transistor is a drain, and the second terminal of the drive transistor is a source.
6. The pixel circuit of claim 1, wherein,
The light emission control transistor is an N-channel transistor, and the first terminal of the light emission control transistor is a source.
7. The pixel circuit of claim 1, wherein,
The reset transistor is an N-channel transistor.
8. The pixel circuit of claim 1, wherein,
The drive transistor is an N-channel transistor, the first terminal of the drive transistor is a source, and the second terminal of the drive transistor is a drain.
9. A display device is provided with:
a pixel array section provided with the pixel circuit of claim 1; and
And a driving circuit for driving the pixel array section.
10. An electronic device is provided, which comprises a first electronic device,
A display device according to claim 9.
11. A method for driving a pixel circuit includes:
a light emitting element;
a driving transistor, a first terminal of which is connected to an anode of the light emitting element;
A sampling transistor having a second terminal connected to a gate of the driving transistor, sampling a signal voltage written to the driving transistor, and a first terminal connected to a signal line;
A light emission control transistor having a first terminal connected to the second terminal of the driving transistor and a second terminal connected to a power supply line for supplying a power supply voltage; and
A reset transistor for resetting the anode of the light emitting element to a predetermined potential at a predetermined timing,
In the light emission period of the previous frame, the signal voltage is a video signal, the light emission control transistor is turned on from off, and then the signal voltage is switched from the video signal of the previous frame to the threshold correction reference potential of the driving transistor, wherein the pixel circuit turns the light emission control transistor from on to off before the signal voltage is switched from the video signal of the previous frame to the threshold correction reference potential of the driving transistor.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018215525A JP2020085959A (en) | 2018-11-16 | 2018-11-16 | Pixel circuit, display device, method for driving pixel circuit, and electronic apparatus |
| JP2018-215525 | 2018-11-16 | ||
| PCT/JP2019/042826 WO2020100616A1 (en) | 2018-11-16 | 2019-10-31 | Pixel circuit, display device, drive method for pixel circuit, and electronic device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112970055A CN112970055A (en) | 2021-06-15 |
| CN112970055B true CN112970055B (en) | 2024-10-18 |
Family
ID=70730513
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201980072974.1A Active CN112970055B (en) | 2018-11-16 | 2019-10-31 | Pixel circuit, display device, driving method of pixel circuit and electronic equipment |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP2020085959A (en) |
| CN (1) | CN112970055B (en) |
| WO (1) | WO2020100616A1 (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2024084872A (en) * | 2021-04-26 | 2024-06-26 | ソニーセミコンダクタソリューションズ株式会社 | Display device and electronic apparatus |
| TWI818605B (en) | 2021-07-08 | 2023-10-11 | 南韓商Ｌｇ顯示器股份有限公司 | Pixel circuit and display device including the same |
| CN115101011A (en) | 2021-07-21 | 2022-09-23 | 武汉天马微电子有限公司 | Pixel circuit configured to control light emitting element |
| WO2023182097A1 (en) * | 2022-03-25 | 2023-09-28 | ソニーセミコンダクタソリューションズ株式会社 | Display device and method for driving same |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008241948A (en) * | 2007-03-27 | 2008-10-09 | Sony Corp | Display device and its driving method |
| CN103890831A (en) * | 2011-10-26 | 2014-06-25 | 索尼公司 | Drive circuit, drive method, display device, and electronic device |
| CN104282257A (en) * | 2013-07-08 | 2015-01-14 | 索尼公司 | Display device, driving method for display device and electronic apparatus |
| JP2017203991A (en) * | 2017-06-22 | 2017-11-16 | ソニー株式会社 | Display device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5287210B2 (en) * | 2008-12-17 | 2013-09-11 | ソニー株式会社 | Display device and electronic device |
| KR102141238B1 (en) * | 2013-05-22 | 2020-08-06 | 삼성디스플레이 주식회사 | Pixel and Organic Light Emitting Display Device |
| JP6690614B2 (en) * | 2017-08-30 | 2020-04-28 | ソニー株式会社 | Display device |
| JP7090412B2 (en) * | 2017-10-30 | 2022-06-24 | ソニーセミコンダクタソリューションズ株式会社 | Pixel circuits, display devices, pixel circuit drive methods and electronic devices |
-
2018
- 2018-11-16 JP JP2018215525A patent/JP2020085959A/en active Pending
-
2019
- 2019-10-31 WO PCT/JP2019/042826 patent/WO2020100616A1/en active Application Filing
- 2019-10-31 CN CN201980072974.1A patent/CN112970055B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008241948A (en) * | 2007-03-27 | 2008-10-09 | Sony Corp | Display device and its driving method |
| CN103890831A (en) * | 2011-10-26 | 2014-06-25 | 索尼公司 | Drive circuit, drive method, display device, and electronic device |
| CN104282257A (en) * | 2013-07-08 | 2015-01-14 | 索尼公司 | Display device, driving method for display device and electronic apparatus |
| JP2017203991A (en) * | 2017-06-22 | 2017-11-16 | ソニー株式会社 | Display device |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2020100616A1 (en) | 2020-05-22 |
| JP2020085959A (en) | 2020-06-04 |
| CN112970055A (en) | 2021-06-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11881164B2 (en) | Pixel circuit and driving method thereof, and display panel | |
| US10909919B2 (en) | Display device, method for driving display device, and electronic apparatus | |
| CN111727470B (en) | Pixel circuit, display device, method of driving pixel circuit, and electronic apparatus | |
| CN112970055B (en) | Pixel circuit, display device, driving method of pixel circuit and electronic equipment | |
| US20110122324A1 (en) | Display apparatus, method of driving the display device, and electronic device | |
| US20110122325A1 (en) | Display device, method of driving the display device, and electronic device | |
| CN108986735B (en) | Control device for display panel, display device, and driving method for display panel | |
| CN109119029B (en) | Pixel circuit, driving method thereof, display device and electronic equipment | |
| CN108597445B (en) | Display device, driving method for display device, and electronic apparatus | |
| US11289019B2 (en) | Pixel circuit, display device, method for driving pixel circuit, and electronic apparatus | |
| US8139004B2 (en) | Display device and electronic apparatus | |
| US11398186B2 (en) | Pixel circuit, display device, driving method of pixel circuit, and electronic apparatus | |
| JP2010145581A (en) | Display device, method of driving display device, and electronic apparatus | |
| CN112785983B (en) | Display device | |
| CN108701436B (en) | Source driver, display device, and electronic device | |
| TW201333916A (en) | Pixel circuit, display panel, display unit, and electronic system | |
| CN109643508B (en) | Display device and electronic apparatus | |
| JP5239812B2 (en) | Display device, display device driving method, and electronic apparatus | |
| WO2022124165A1 (en) | Display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |