CN112886953A - Driving method and driving system of large-scale thermally-modulated phase shifter - Google Patents
Driving method and driving system of large-scale thermally-modulated phase shifter Download PDFInfo
- Publication number
- CN112886953A CN112886953A CN202110108049.9A CN202110108049A CN112886953A CN 112886953 A CN112886953 A CN 112886953A CN 202110108049 A CN202110108049 A CN 202110108049A CN 112886953 A CN112886953 A CN 112886953A
- Authority
- CN
- China
- Prior art keywords
- digital pwm
- pwm signals
- driving
- phase shifter
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 22
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 13
- 238000012545 processing Methods 0.000 claims description 3
- 230000003287 optical effect Effects 0.000 abstract description 21
- 238000013461 design Methods 0.000 abstract description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 12
- 229910052710 silicon Inorganic materials 0.000 description 12
- 239000010703 silicon Substances 0.000 description 12
- 238000010586 diagram Methods 0.000 description 9
- 239000011159 matrix material Substances 0.000 description 5
- 230000010363 phase shift Effects 0.000 description 5
- 238000013473 artificial intelligence Methods 0.000 description 4
- 230000009286 beneficial effect Effects 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 4
- 101100113692 Caenorhabditis elegans clk-2 gene Proteins 0.000 description 3
- 230000001276 controlling effect Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000010276 construction Methods 0.000 description 2
- 230000007613 environmental effect Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
Landscapes
- Optical Modulation, Optical Deflection, Nonlinear Optics, Optical Demodulation, Optical Logic Elements (AREA)
Abstract
The invention belongs to the field of integrated circuit design, and particularly relates to a driving method and a driving system of a large-scale thermally modulated phase shifter, which comprise the following steps: generating N reference digital PWM signals by adopting a high-frequency clock signal, and respectively and independently performing time domain combination on the N reference digital PWM signals by adopting K N bit digital control signals to obtain K digital PWM signals for correspondingly driving K power tubes; k thermal phase shifters are driven by K power tubes. The invention firstly generates N reference digital PWM signals, and then adopts a plurality of control signals to respectively carry out time domain combination on the N reference digital PWM signals to obtain the digital PWM signals finally used for driving the power tube, thereby reducing the power consumption and the area of the whole driving scheme and realizing the large-scale heat-regulating phase shifter driving with small area, low cost, low power consumption and high efficiency by multiplexing the N reference digital PWM signals. The method may be used to drive an optical thermally tuned phase shifter.
Description
Technical Field
The invention belongs to the field of integrated circuit design, and particularly relates to a driving method and a driving system of a large-scale thermally modulated phase shifter.
Background
Moore's law will move towards the end as semiconductor process nodes gradually approach physical size limits. Integrated photons have received extensive research and attention as a potential path of development in the aftermolarity era. For the current on-chip integrated optical devices or systems, thermal phase shifters have been widely studied and used as efficient, low loss phase shifters. It not only helps to achieve flexible tuning of the integrated photonic system: for example, in optical artificial intelligence, the optical transmission matrix of the photonic device can be adjusted by adjusting the phase shift of the thermally-modulated phase shifter, so that efficient calculation is facilitated; in a silicon-based optical phased array, a thermal phase shifter is generally used to adjust the phase difference between multiple output beams to achieve a beam scanning effect. Meanwhile, the method can also be used for compensating the defects of disturbance or process deviation caused by environmental factors such as temperature and the like, so that the photonic device works in the optimal state: for example, for a silicon-based mach-zehnder modulator, the thermally tuned phase shifter on the modulation arm needs to be adjusted to compensate for process variations and to keep the operating state of the modulator unaffected by external environmental factors such as temperature variations; for microring resonators, the thermally tuned phase shifter within the ring needs to be tuned to stabilize its resonant frequency.
For most thermal phase shifters, the amount of phase shift is changed by varying the electrical power applied to them. The output power is efficiently and linearly regulated through the electric drive, so that the accurate and linear regulation of the phase shift is realized. The current common driving scheme is to drive the heat regulator by using a power tube controlled by a digital Pulse Width Modulation (PWM) signal, and the principle is as follows: when the frequency of the digital PWM signal is much larger than the thermal phase shifter bandwidth, the average output power of the power tube is proportional to the duty ratio of the digital PWM signal. The duty ratio of the digital PWM signal is adjusted through the digital control signal, and the phase shift quantity of the thermal phase shifter can be adjusted. The scheme generally comprises two parts, namely a controlled power tube for providing large-amplitude output power, and a digital PWM signal generation module which is controlled by a digital control signal and generates a digital PWM signal with a corresponding duty ratio for realizing linear regulation of the output power. In the above-described embodiments, the digital PWM signal generation module is generally configured by a digital circuit, and a counter is used to count high-speed clock signal pulses from zero, and the output of the counter is compared with the digital control signal by a digital comparator, and when the output of the counter is equal to the digital control signal, the output of the comparator is inverted, the output of the comparator is the generated digital PWM signal, and the magnitude of the duty ratio is determined by the digital control signal.
In the document "n.zeceic, m.hofbauer and h.zimmermann," Integrated Pulse width Modulation Control for a Scalable Optical Switch Matrix, "in IEEE Photonics Journal, vol.7, No.6, pp.1-7, dec.2015", a plurality of thermal modulators in an Optical Switch array are driven by a digital PWM signal, the high-speed PWM signals are generated by a high-speed counter, a comparator, and a D flip-flop, and each thermal modulator needs a separate digital PWM signal generator for converting a digital Control signal into a digital PWM signal for driving the power tube.
The above method has the disadvantages that each thermal modulator needs a separate digital PWM signal generation module, and in a large-scale silicon-based photonic array, a large amount of hardware resources are undoubtedly consumed, and at the same time, extremely high power consumption is generated, which is not favorable for low-cost commercial application.
Disclosure of Invention
The invention provides a driving method and a driving system of a large-scale hot-tuning phase shifter, which are used for solving the technical problem that in the prior art, each hot-tuning phase shifter driver in a digital PWM signal driving power tube scheme for hot-tuning phase shifter driving needs a separate digital PWM signal generation module and is not suitable for the large-scale hot-tuning phase shifter driving.
The technical scheme for solving the technical problems is as follows: a method of driving a large-scale thermally tuned phase shifter, comprising:
generating N reference digital PWM signals by adopting a high-frequency clock signal, and respectively and independently performing time domain combination on the N reference digital PWM signals by adopting K N bit digital control signals to obtain K digital PWM signals for correspondingly driving K power tubes;
and driving K thermal phase shifters through the K power tubes.
The invention has the beneficial effects that: the method firstly generates N reference digital PWM signals, and then adopts a plurality of control signals to respectively carry out time domain combination on the N reference digital PWM signals to obtain the digital PWM signals finally used for driving the power tube. According to the invention, by multiplexing N reference digital PWM signals, the power consumption and the area of the whole driving scheme are reduced, and the large-scale heat-regulating phase shifter driving with small area, low cost, low power consumption and high efficiency is realized. The method may be used to drive an optical thermally tuned phase shifter.
On the basis of the technical scheme, the invention can be further improved as follows.
Further, the N reference digital PWM signals are: the period is the same as that of all the digital PWM signals for driving the power tubes, and the duty ratios are 1/2,1/4 and … 1/2 respectivelyNThe time domain waveforms of (a) are digital PWM signals that do not overlap each other.
The invention has the further beneficial effects that: when the digital reference PWM signals have the same period and the duty ratios are 1/2,1/4 and … 1/2 respectivelyNWhen the digital PWM signals with mutually non-overlapping time domain waveforms are adopted, the time domain combination of different reference PWM signals can be realized directly through a logic OR gate, so that the complexity of the system is reduced to the maximum extent, and a driving scheme with small area and low power consumption is realized.
Further, the N reference digital PWM signals are obtained by dividing and logically combining the input high frequency clock signal using a D flip-flop and a logic gate.
And further, selectively controlling the N reference digital PWM signals by adopting a logic AND gate based on 1N bit digital control signal and combining by adopting a logic OR gate to obtain a digital PWM signal which has the same duty ratio as the N bit digital control signal and is used for driving the power tube.
The invention has the further beneficial effects that: the AND gate and the OR gate are adopted to realize selection control and logic combination, so that the method has the advantages of small area and low power consumption, and the complexity of the scheme is effectively reduced.
The present invention also provides a driving system of a large-scale thermally tuned phase shifter, comprising:
the PWM signal generation module is used for generating N reference digital PWM signals by adopting a high-frequency clock signal and respectively and independently performing time domain combination on the N reference digital PWM signals by adopting K N bit digital control signals to obtain K digital PWM signals for correspondingly driving K power tubes;
and the K power tubes are used for driving the K thermal phase shifters.
The invention has the beneficial effects that: the invention is provided with a PWM signal generation module for generating N reference digital PWM signals, and then a plurality of control signals are adopted to respectively carry out time domain combination on the N reference digital PWM signals to obtain the digital PWM signals finally used for driving a power tube. The PWM signal generation module reduces the power consumption and the area of the whole driving scheme by multiplexing N reference digital PWM signals, realizes the large-scale heat-adjusting phase shifter driving with small area, low cost, low power consumption and high efficiency, and can be used for driving an optical heat-adjusting phase shifter.
Further, the PWM signal generation module includes:
the reference signal generating unit is used for processing the high-frequency clock signal and generating N reference digital PWM signals;
and the combination unit comprises K combination subunits, and each combination subunit is independently used for carrying out time domain combination on the N reference digital PWM signals and correspondingly obtaining a digital PWM signal for driving the power tube.
Further, the N reference digital PWM signals are: the period is the same as that of all the digital PWM signals for driving the power tubes, and the duty ratios are 1/2,1/4 and … 1/2 respectivelyNThe time domain waveforms of (a) are digital PWM signals that do not overlap each other.
Further, the reference signal generating unit is composed of a D flip-flop and a logic gate, and the N reference digital PWM signals are obtained by frequency division and logic combination of an input high-frequency clock signal.
Furthermore, each combination subunit adopts a logic AND gate to selectively control the N reference digital PWM signals based on 1N bit digital control signal and adopts a logic OR gate to combine, so as to obtain a digital PWM signal which has a duty ratio in direct proportion to the N bit digital control signal and is used for driving the power tube.
Drawings
Fig. 1 is a flow chart of a driving method of a large-scale thermally modulated phase shifter according to an embodiment of the present invention;
FIG. 2 is a diagram illustrating a large-scale thermally-modulated phase shifter driving based on a reusable digital PWM signal according to an embodiment of the present invention;
FIG. 3 is a waveform diagram of a reference digital PWM signal generated according to an embodiment of the present invention;
FIG. 4 is a waveform diagram of another reference digital PWM signal generated by an embodiment of the present invention;
fig. 5 is a waveform diagram of a circuit for generating 4 reference digital PWM signals for generating digital PWM signals with 4bit resolution according to an embodiment of the present invention;
FIG. 6 is a block diagram of a silicon-based optical phased array system including a plurality of thermally tuned phase shifters according to an embodiment of the present invention;
FIG. 7 is a block diagram of a silicon-based optical artificial intelligence system including a plurality of thermally tuned phase shifters, according to an embodiment of the present invention;
FIG. 8 is a block diagram of a silicon-based optical IQ modulator including a plurality of thermally-tuned phase shifters according to an embodiment of the present invention;
fig. 9 is a block diagram of a silicon-based micro-ring modulator according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention. In addition, the technical features involved in the embodiments of the present invention described below may be combined with each other as long as they do not conflict with each other.
Example one
A driving method of a large-scale thermally tuned phase shifter, as shown in fig. 1, comprising:
generating N reference digital PWM signals by adopting a high-frequency clock signal, and respectively and independently performing time domain combination on the N reference digital PWM signals by adopting K N bit digital control signals to obtain K digital PWM signals for correspondingly driving K power tubes;
k thermal phase shifters are driven by K power tubes.
In the embodiment, the power consumption and the area of the whole driving scheme are reduced by multiplexing the N reference digital PWM signals, and the large-scale heat-regulating phase shifter driving with small area, low cost, low power consumption and high efficiency is realized. This scheme can be used to drive an optical thermally tuned phase shifter.
Preferably, the N reference digital PWM signals are: the period is the same as that of all the digital PWM signals for driving the power tubes, and the duty ratios are 1/2,1/4 and … 1/2 respectivelyNThe time domain waveforms of (a) are digital PWM signals that do not overlap each other.
Preferably, the N reference digital PWM signals are obtained by dividing and logically combining the input high frequency clock signal using a D flip-flop and a logic gate.
Preferably, the N reference digital PWM signals are selectively controlled by adopting a logic AND gate based on 1N bit digital control signal and are combined by adopting a logic OR gate, so that a digital PWM signal with the duty ratio being in direct proportion to the N bit digital control signal and used for driving the power tube is obtained.
The N bit digital control signal is used for controlling the duty ratio of the digital PWM signal for driving the power tube, and if the 4bit control signal is 0000, the duty ratio of the digital PWM signal for driving the power tube is 0%; and if the 4-bit control signal is 1000, the duty ratio of the digital PWM signal for driving the power tube is 50%.
As shown in fig. 2, N reference digital PWM signals can be generated by a high frequency clock, and the N reference digital PWM signals are respectively input to an N input or gate under the selection control of K N bit digital signals, so as to generate K N bit resolution digital PWM signals, and respectively control K power transistors, thereby realizing accurate and linear phase adjustment of K thermal phase shifters.
The power transistor may be an N-type metal oxide semiconductor (NMOS) power transistor or a P-type metal oxide semiconductor (PMOS) power transistor. In addition, the pulses of the generated reference digital PWM signal may be continuous pulses within one period, as shown in fig. 3; or the pulses of the generated reference digital PWM signal may be discrete pulses within one period, as shown in fig. 4.
Example two
A drive system for a large-scale thermally tuned phase shifter, comprising: the PWM signal generating module and the K power tubes. The PWM signal generation module is used for generating N reference digital PWM signals by adopting a high-frequency clock signal, and respectively and independently performing time domain combination on the N reference digital PWM signals by adopting K N bit digital control signals to obtain K digital PWM signals for correspondingly driving K power tubes; k power tubes are used to drive K thermal phase shifters.
Preferably, the PWM signal generation module includes: a reference signal generating unit and a combining unit.
The reference signal generating unit is used for processing the high-frequency clock signal and generating N reference digital PWM signals; and the combination unit comprises K combination subunits, and each combination subunit is independently used for carrying out time domain combination on the N reference digital PWM signals and correspondingly obtaining a digital PWM signal for driving the power tube.
Preferably, the N reference digital PWM signals have the same period as the digital PWM signals finally generated, and the duty ratios are (1/2,1/4, … 1/2), respectivelyN) The N reference digital PWM signals have at most one signal of 1 at the same time, i.e., a portion where time domain waveforms are not overlapped, and any N-bit digital PWM signal can be equivalent to a combination of the N reference PWM signals on a time domain under the control of the N-bit digital control signal.
Preferably, the generation module of the N reference digital PWM signals may be composed of a D flip-flop and a logic gate, and the reference digital PWM signals with fixed duty ratio and specific timing distribution may be obtained by frequency dividing and logically combining the input high frequency clock signals.
Taking the generation of digital PWM signals with 4bit resolution as an example, when the pulses of the generated reference digital PWM signal can be consecutive pulses within one period, the circuit diagram of the generating module can be realized by fig. 5, wherein f _ Clk corresponds to the high frequency clock in fig. 2, and 8 signals Clk2, Clk2, Clk4, Clk4, Clk8, Clk8, Clk16, Clk16 can be generated by 4D flip-flops. The waveforms of the 8 signals are shown in the figure, and the required 4 reference digital PWM signals can be generated by the logical combination of the pair of 8 signals: the Clk _16 signal can be used as a reference signal with a duty ratio of 50%; performing AND operation on Clk _ 16-Clk _8 to obtain a reference signal with a duty ratio of 25%; performing AND operation on Clk _16, Clk _8 and Clk _4 to obtain a reference signal with a duty ratio of 12.5%; and operating Clk _16 to Clk _8 to Clk _4 to Clk _2 to obtain the reference signal with the duty ratio of 6.25%. It can be seen from the waveforms that the reference signals are generated with the same period and without overlapping in the time domain, and the duty ratio satisfies the above requirements (1/2,1/4, … 1/2)N) The module is able to fulfill the requirements of the reference digital PWM signal generation circuit required by the invention. Similarly, the scheme can also be extended to a reference circuit generation module with any Bit number.
Preferably, K subunits combine the N reference signals in the time domain. The input of unit is N reference signal and K N bit digital control signal, and wherein K N bit digital control signal is used for the duty cycle of the K digital PWM signal that control produced respectively, and the output of this module is K N bit resolution ratio digital PWM signal, is used for driving K power tube respectively. Wherein the time domain combining function can be realized by digital logic gate OR gate, and the duty ratio is 1/2,1/4 and … 1/2 respectivelyNThe reference digital PWM signal is selected and controlled by the highest bit and the second highest bit … Nth bit of the digital control signal respectively: when a digital signal of a certain bit is 1, the corresponding reference PWM signal is subjected to OR operation with other controlled reference PWM signals to generate a final digital PWM signal, and when the digital signal of a certain bit is 0, the corresponding reference PW isThe M signal will be set to zero and then be or'd' with other controlled reference PWM signals, and the selection control function can be implemented by a logical and gate.
The digital PWM signal generation scheme designed by the embodiment has the advantages of simple structure, reusability, low hardware overhead and the like, so that the occupied area of the whole drive circuit is greatly reduced, and the required power consumption is reduced. Therefore, the scheme is suitable for large-scale driving arrays of thermally modulated phase shifters.
An application as in the first or second embodiment for phase shift adjustment of a thermal phase shifter is now given as an example.
Example 1: in a silicon-based optical phased array system, beam scanning is usually realized by controlling the phase relationship between emergent light waves of adjacent array elements, wherein the phase adjustment usually adopts a thermal phase shifter to realize the control of the phase relationship. Therefore, highly accurate, linear thermally tuned phase shifter phase adjustment is required to achieve high accuracy beam scanning.
As shown in fig. 6, the driving scheme of the thermal phase shifter according to the first embodiment or the second embodiment can be used to provide precise and linear phase adjustment for multiple thermal phase shifters in a silicon-based optical phased array system, thereby realizing high-precision beam scanning. Compared with other schemes, the scheme has the advantages of low power consumption, small area and high precision.
Example 2: in an optical artificial intelligence system, an optical transmission matrix is generally required to be used for high-speed operation, and the construction of an optical transmission function is generally constructed in the form of a thermally tuned phase shifter and a 3dB coupler. Therefore, high precision, linear thermally tuned phase shifter phase adjustment is required to achieve high accuracy optical transmission matrix building.
As shown in fig. 7, the driving scheme of the thermal phase shifter according to the first embodiment or the second embodiment can be used to provide precise and linear phase adjustment for a plurality of thermal phase shifters in an optical artificial intelligence system, so as to implement precise optical matrix construction. Compared with other schemes, the scheme has the advantages of low power consumption, small area and high precision.
Example 3: in silicon-based electro-optic modulators, thermal phase shifters are commonly used to compensate for process variations and to stabilize the quiescent operating point from ambient fluctuations. Therefore, high precision, linear thermally tuned phase shifter phase adjustment is required to achieve lock on the operating point.
As shown in fig. 8, the driving scheme of the thermal phase shifter according to the first embodiment or the second embodiment may be used to provide precise and linear phase adjustment for a plurality of thermal phase shifters in a silicon-based optoelectronic IQ modulator, thereby achieving the stability of the static operating point. Compared with other schemes, the scheme has the advantages of low power consumption, small area and high precision.
As shown in fig. 9, the driving scheme of the thermal phase shifter according to the first embodiment or the second embodiment can be used to provide precise and linear phase adjustment for the thermal phase shifter in the silicon-based micro-ring modulator, thereby achieving the stability of the static operating point. Compared with other schemes, the scheme has the advantages of low power consumption, small area and high precision.
It will be understood by those skilled in the art that the foregoing is only a preferred embodiment of the present invention, and is not intended to limit the invention, and that any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the scope of the present invention.
Claims (9)
1. A method of driving a large-scale thermally tuned phase shifter, comprising:
generating N reference digital PWM signals by adopting a high-frequency clock signal, and respectively and independently performing time domain combination on the N reference digital PWM signals by adopting K N bit digital control signals to obtain K digital PWM signals for correspondingly driving K power tubes;
and driving K thermal phase shifters through the K power tubes.
2. The driving method of large-scale thermally-modulated phase shifter according to claim 1, wherein the N reference digital PWM signals are: the period is the same as that of all the digital PWM signals for driving the power tubes, and the duty ratios are 1/2,1/4 and … 1/2 respectivelyNThe time domain waveforms of (a) are digital PWM signals that do not overlap each other.
3. The driving method of large-scale thermally-tuned phase shifter according to claim 2, wherein said N reference digital PWM signals are obtained by frequency-dividing and logically combining the input high frequency clock signal using D flip-flops and logic gates.
4. The driving method of large-scale thermally-modulated phase shifter according to any one of claims 1 to 3, wherein the N reference digital PWM signals are selectively controlled by using a logical AND gate based on 1N-bit digital control signal and are combined by using a logical OR gate to obtain a digital PWM signal for driving the power transistor with a duty ratio proportional to the N-bit digital control signal.
5. A drive system for a large-scale thermally tuned phase shifter, comprising:
the PWM signal generation module is used for generating N reference digital PWM signals by adopting a high-frequency clock signal and respectively and independently performing time domain combination on the N reference digital PWM signals by adopting K N bit digital control signals to obtain K digital PWM signals for correspondingly driving K power tubes;
and the K power tubes are used for driving the K thermal phase shifters.
6. The driving system of large-scale thermally-modulated phase shifter according to claim 5, wherein the PWM signal generating module comprises:
the reference signal generating unit is used for processing the high-frequency clock signal and generating N reference digital PWM signals;
and the combination unit comprises K combination subunits, and each combination subunit is independently used for carrying out time domain combination on the N reference digital PWM signals and correspondingly obtaining a digital PWM signal for driving the power tube.
7. According toThe driving system for large-scale thermally-modulated phase shifters of claim 6, wherein said N reference digital PWM signals are: the period is the same as that of all the digital PWM signals for driving the power tubes, and the duty ratios are 1/2,1/4 and … 1/2 respectivelyNThe time domain waveforms of (a) are digital PWM signals that do not overlap each other.
8. The driving system of large-scale thermally-modulated phase shifter according to claim 7, wherein the reference signal generating unit is composed of D flip-flops and logic gates, and the N reference digital PWM signals are obtained by frequency-dividing and logically combining the input high-frequency clock signal.
9. The driving system of a large-scale thermally-modulated phase shifter as claimed in any one of claims 5 to 6, wherein each combining subunit employs a logic AND gate to selectively control the N reference digital PWM signals based on 1N-bit digital control signal and employs a logic OR gate to combine, thereby obtaining a digital PWM signal for driving the power transistor with a duty ratio proportional to the N-bit digital control signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110108049.9A CN112886953A (en) | 2021-01-27 | 2021-01-27 | Driving method and driving system of large-scale thermally-modulated phase shifter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110108049.9A CN112886953A (en) | 2021-01-27 | 2021-01-27 | Driving method and driving system of large-scale thermally-modulated phase shifter |
Publications (1)
Publication Number | Publication Date |
---|---|
CN112886953A true CN112886953A (en) | 2021-06-01 |
Family
ID=76052620
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110108049.9A Pending CN112886953A (en) | 2021-01-27 | 2021-01-27 | Driving method and driving system of large-scale thermally-modulated phase shifter |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112886953A (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1986007650A1 (en) * | 1985-06-18 | 1986-12-31 | Mundkur Kiran R | Method and apparatus for generating multi-color displays |
CN101901578A (en) * | 2010-08-19 | 2010-12-01 | 深圳市明微电子股份有限公司 | Display control method and device |
CN102184709A (en) * | 2011-03-28 | 2011-09-14 | 深圳市明微电子股份有限公司 | Display control method and device |
CN102421230A (en) * | 2011-09-15 | 2012-04-18 | 四川新力光源有限公司 | Color adjusting driver for LED (Light-Emitting Diode) lamp |
CN208924144U (en) * | 2018-11-16 | 2019-05-31 | 杭州百隆电子有限公司 | A kind of motor speed regulation system and its related chip and circuit module |
-
2021
- 2021-01-27 CN CN202110108049.9A patent/CN112886953A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1986007650A1 (en) * | 1985-06-18 | 1986-12-31 | Mundkur Kiran R | Method and apparatus for generating multi-color displays |
CN101901578A (en) * | 2010-08-19 | 2010-12-01 | 深圳市明微电子股份有限公司 | Display control method and device |
CN102184709A (en) * | 2011-03-28 | 2011-09-14 | 深圳市明微电子股份有限公司 | Display control method and device |
CN102421230A (en) * | 2011-09-15 | 2012-04-18 | 四川新力光源有限公司 | Color adjusting driver for LED (Light-Emitting Diode) lamp |
CN208924144U (en) * | 2018-11-16 | 2019-05-31 | 杭州百隆电子有限公司 | A kind of motor speed regulation system and its related chip and circuit module |
Non-Patent Citations (1)
Title |
---|
NIKOLA ZECEVIC: "Integrated Pulsewidth Modulation Control for a Scalable Optical Switch Matrix", 《IEEE PHOTONICS JOURNAL》 * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20130088274A1 (en) | Phase interpolator, multi-phase interpolation device, interpolated clock generating method and multi-phase clock generating method | |
US6563362B2 (en) | Voltage translator circuit | |
US6044113A (en) | Digital pulse width modulator | |
US10374716B2 (en) | Digital optical modulator for programmable n-quadrature amplitude modulation generation | |
CA2483237C (en) | Optical digital-to-analog converter | |
US6643051B1 (en) | Method and system for generating return-to-zero signals | |
CN116225120A (en) | Low dropout linear voltage regulator with high-speed PWM output function and control method | |
CN110071633B (en) | Multi-channel voltage output circuit and method based on digital linear voltage stabilizer | |
CN111969839B (en) | Multichannel linear adjustable power supply based on coding addressing and control method | |
CN112886953A (en) | Driving method and driving system of large-scale thermally-modulated phase shifter | |
CN113721407A (en) | Optical domain signal logic gate implementation method and device | |
US20150123713A1 (en) | Optically clocked digital/analog converter and a dds unit with such a converter | |
CA2700345C (en) | Highly tunable, low jitter optical clock generation | |
CN107748473B (en) | InP-based monolithic integrated all-optical analog-to-digital converter structure | |
CN111416601B (en) | PWM control signal generation method, circuit and chip | |
Liao et al. | A 50Gb/s high-efficiency si-photonic transmitter with lump-segmented MZM and integrated PAM4 CDR | |
Yamase et al. | 10-Gb/s in-line centipede electrode InP MZM and low-power CMOS driver with quasi-traveling wave generation | |
EP0692873A1 (en) | Apparatus for converting optical bipolar signals to optical unipolir signals | |
US11536990B2 (en) | Driver circuit for driving a voltage controlled electro-optical modulator | |
McDermitt et al. | RF frequency shifting via optically switched dual-channel PZT fiber stretchers | |
CN113687552B (en) | Phase shift control circuit | |
US20240176169A1 (en) | Pulse-density modulation for tuning a thermally controlled, resonant optical component | |
RU202912U1 (en) | OPTICAL SIGNAL GENERATOR | |
US11480844B2 (en) | Method and apparatus for control of optical phase shifters in an optical device | |
Sepehrian et al. | Multi-stage 20 Gbaud driver in 130 nm CMOS for segmented Mach-Zehnder optical modulators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |