[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN112435935B - Chemical mechanical polishing load monitoring method for groove filling structure - Google Patents

Chemical mechanical polishing load monitoring method for groove filling structure Download PDF

Info

Publication number
CN112435935B
CN112435935B CN202011305500.8A CN202011305500A CN112435935B CN 112435935 B CN112435935 B CN 112435935B CN 202011305500 A CN202011305500 A CN 202011305500A CN 112435935 B CN112435935 B CN 112435935B
Authority
CN
China
Prior art keywords
groove
filling structure
chemical mechanical
mechanical polishing
groove filling
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011305500.8A
Other languages
Chinese (zh)
Other versions
CN112435935A (en
Inventor
徐文胜
叶炅翰
苏炳熏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huali Integrated Circuit Manufacturing Co Ltd
Original Assignee
Shanghai Huali Integrated Circuit Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huali Integrated Circuit Manufacturing Co Ltd filed Critical Shanghai Huali Integrated Circuit Manufacturing Co Ltd
Priority to CN202011305500.8A priority Critical patent/CN112435935B/en
Publication of CN112435935A publication Critical patent/CN112435935A/en
Application granted granted Critical
Publication of CN112435935B publication Critical patent/CN112435935B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684Smoothing; Planarisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/10Applying interconnections to be used for carrying current between separate components within a device
    • H01L2221/1068Formation and after-treatment of conductors

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

The invention discloses a chemical mechanical polishing load monitoring method of a groove filling structure, which comprises the following steps: step one, forming grooves on a wafer by etching, measuring key dimensions of the grooves at different depths, and obtaining the relation between the depths of the grooves and the key dimensions; filling a first film layer in the groove; step three, performing chemical mechanical polishing to remove the first film outside the grooves and form a groove filling structure formed by the first film filled in each groove; and step four, measuring the critical dimension of the groove filling structure, and combining the relation between the depth of the groove and the critical dimension to obtain the height of the groove filling structure and obtain the corresponding chemical mechanical polishing load. The invention can realize quick nondestructive detection of the chemical mechanical polishing load of the groove filling structure, realize calculation automation, improve detection efficiency and reduce cost.

Description

Chemical mechanical polishing load monitoring method for groove filling structure
Technical Field
The present invention relates to the field of semiconductor integrated circuit fabrication, and more particularly, to a method for monitoring a Chemical Mechanical Polishing (CMP) load (loading) of a trench filling structure.
Background
Chemical mechanical polishing technology is a means of achieving global planarization in integrated circuit fabrication, and is designed to achieve a surface that is both planar and free of scratches and impurity contamination.
Due to the variability of chemical attack during CMP, a perfectly flat surface is often not obtained. The associated effects of tungsten chemical mechanical polishing in the middle of the line (MEOL) of integrated circuit fabrication processes are caused: dishing (Dishing) and Erosion (Erosion). In addition, the thickness of the remainder of the CMP process is different in different areas due to the different pattern densities in the different areas during the process, i.e., significant loading is present during CMP.
The tungsten chemical mechanical polishing is mainly applied to a manufacturing process of a through hole or a contact hole filled with tungsten, wherein corresponding openings, namely grooves, are formed on an interlayer film, then a tungsten layer is filled in the grooves, and then the tungsten chemical mechanical polishing is carried out, so that the tungsten layer outside the grooves is removed, and the surfaces of the tungsten layer in the grooves and the grooves are leveled. Semiconductor integrated circuits are typically formed on wafers, and due to the large size of the wafers, the desired recesses are formed in different areas of the wafer; moreover, the pattern densities of the grooves in different areas of the wafer are not completely the same, and according to the difference of the pattern densities, there are Dense areas (Dense regions) and wide-sparse areas (Iso regions), so that the CMP loads of the different areas of the wafer are different, the CMP loads represent the difficulty of removing the film layer of the CMP, and the residual thickness or the surface height of the corresponding film layer are different after the CMP is completed. The difference in the height of the film surface after CMP is completed is obviously detrimental to the subsequent process.
In the new manufacturing process development stage, the prior art often requires characterization and analysis of the load between dense and wide open areas caused by chemical mechanical polishing by means of focused example beam cutting (FIB) and Transmission Electron Microscopy (TEM).
The use of FIB and TEM for characterization and analysis suffers from the disadvantages of (1) being very time consuming; (2) discard Wafer; (3) the cost is high. And Monitor pads (Monitor pads) are used to Monitor the load, the Monitor pads are not consistent with the interior of the pattern.
Disclosure of Invention
The invention aims to provide a chemical mechanical polishing load monitoring method for a groove filling structure, which can realize rapid nondestructive detection of chemical mechanical polishing load of the groove filling structure and can realize calculation automation.
In order to solve the technical problems, the method for monitoring the chemical mechanical polishing load of the groove filling structure provided by the invention comprises the following steps:
and firstly, etching a groove on a wafer, measuring critical dimensions at different depths of the groove, and obtaining the relation between the depth of the groove and the critical dimensions.
And secondly, filling a first film layer in the groove, wherein the groove is completely filled with the first film layer and extends out of the groove.
And thirdly, removing the first film layer outside the grooves by chemical mechanical polishing, polishing the first film layer in the groove area to be level with the top surface of the grooves, and forming a groove filling structure on the first film layer filled in each groove after the chemical mechanical polishing is completed.
And step four, measuring the critical dimension of the groove filling structure, and obtaining the height of the groove filling structure and the chemical mechanical polishing load corresponding to the groove filling structure by combining the measured critical dimension of the groove filling structure with the relation between the depth of the groove and the critical dimension.
A further improvement is that the wafer consists of a semiconductor substrate.
A further improvement is that the semiconductor substrate comprises a silicon substrate.
In a further improvement, in the first step, a plurality of grooves are formed on the wafer, and the grooves are distributed in different areas of the wafer.
In a further improvement, in the first step, a plurality of grooves are selected as monitoring points, and the monitoring points are distributed in a plurality of areas of the wafer.
In a further improvement, a plurality of chips are integrated on the semiconductor substrate of the wafer, and a plurality of semiconductor devices are integrated in each of the chips.
A further improvement is that the monitoring points are distributed at different positions of the chips or at different chips on the wafer or at a middle area or an edge area of the wafer.
The further improvement is that the groove is an opening of a through hole, and the groove filling structure is a through hole;
or the groove is a groove, and the groove filling structure is a metal connecting wire filled in the groove.
Further improvement is that the groove is formed on the interlayer film.
In a further improvement, when the groove filling structure is a through hole, the first film layer includes a tungsten layer.
When the groove filling structure is a metal connecting wire, the first film layer comprises an aluminum layer.
A further improvement is that in step one, critical dimensions at different depths of the groove are measured using a Critical Dimension Scanning Electron Microscope (CDSEM).
A further improvement is that in step four, the critical dimensions of the trench fill structure are measured by electron back-scattered image (BSE) measurement.
A further improvement is that electron back-scattering image measurements are achieved using the electron back-scattering image mode of the CDSEM.
A further improvement is performed in a post etch inspection (AEI) process in step one.
In the second step, before forming the tungsten layer, the method further comprises the steps of forming a Ti layer and a TiN layer and annealing.
A further improvement is that the semiconductor device includes a fin transistor (FinFET).
In the fourth step, the cmp load is obtained from the height ratio of the groove filling structure corresponding to each monitoring point.
Compared with the prior method which needs to adopt FIB to perform destructive cutting on products and adopts high-cost TEM to measure the height of the groove filling structure to monitor the chemical mechanical polishing load of the groove filling structure and adopts liner monitoring irrelevant to the pattern of the groove filling structure to monitor the chemical mechanical polishing load of the groove filling structure, the invention has the following beneficial effects:
according to the invention, the critical dimension of the groove is measured after the groove is finished or in the etching process of the groove, and the critical dimensions of different depths of the groove are measured, so that the relation between the depth of the groove and the critical dimension can be obtained; after the subsequent chemical mechanical polishing process is completed, the critical dimension of the groove filling structure is directly measured, and then the height of the groove filling structure and further the chemical mechanical polishing load corresponding to the groove filling structure can be obtained according to the critical dimension of the groove filling structure obtained by measurement and the relation between the depth of the groove and the critical dimension.
Therefore, the invention can convert the critical dimensions of the groove with different depths into the height of the groove filling structure and further obtain the chemical mechanical polishing load by measuring the critical dimensions of the groove filling structure, namely the invention can obtain the chemical mechanical polishing load by measuring the corresponding critical dimensions and combining calculation, and the product is not required to be cut, so that the product is not damaged; the height of the groove filling structure does not need to be directly measured, so that the groove filling structure can be realized without adopting a high-cost TEM (transmission electron microscope), such as CDSEM (scanning electron microscope) measurement; the invention is obtained by directly measuring the groove filling structure without measuring a liner irrelevant to the graph; therefore, the invention can realize quick nondestructive detection of the chemical mechanical polishing load of the groove filling structure, can realize calculation automation, and finally can improve the detection efficiency and save the cost, including saving the material cost, the time cost and the labor cost.
Drawings
The invention is described in further detail below with reference to the attached drawings and detailed description:
FIG. 1 is a flow chart of a method for monitoring a CMP load of a groove-filling structure according to an embodiment of the present invention;
FIG. 2A is a photograph of a groove formed in step one of the method of an embodiment of the present invention;
FIG. 2B is a photograph of a groove filling structure formed in step four of the method of the present invention;
FIG. 2C is a cross-sectional view of a groove of a method of an embodiment of the invention;
FIG. 2D is a cross-sectional view of a groove filling structure of a method of an embodiment of the present invention;
FIG. 3A is a graph of the depth and critical dimensions of the first groove of FIG. 2A;
FIG. 3B is a graph of the depth and critical dimensions of the second groove of FIG. 2A.
Detailed Description
FIG. 1 is a flow chart of a method for monitoring the CMP load of a groove filling structure according to an embodiment of the invention; the chemical mechanical polishing load monitoring method of the groove filling structure comprises the following steps:
and firstly, etching a groove on a wafer, measuring critical dimensions at different depths of the groove, and obtaining the relation between the depth of the groove and the critical dimensions.
In an embodiment of the present invention, the wafer is composed of a semiconductor substrate. The semiconductor substrate includes a silicon substrate.
In the embodiment of the invention, the groove is an opening of a through hole, and the groove filling structure is a through hole. In other embodiments can also be: the groove is a groove, and the groove filling structure is a metal connecting wire filled in the groove.
The groove is formed on the interlayer film.
The formation area of the recess is selected by a photolithography process, so that a photolithography process is required before etching.
CDSEM was used to measure critical dimensions at different depths of the groove. The CDSEM measurement step is performed directly in the AEI process.
A plurality of grooves are formed on the wafer, the grooves being distributed in different areas of the wafer.
Preferably, a plurality of grooves are selected as monitoring points, and the monitoring points are distributed in a plurality of areas of the wafer.
The semiconductor substrate of the wafer is integrated with a plurality of chips, and each chip is integrated with a plurality of semiconductor devices. The semiconductor device includes a FinFET.
The distribution positions of the monitoring points are different positions of the chips or different chips on the wafer or the middle area or the edge area of the wafer.
FIG. 2A is a photograph of a groove formed in step one of the methods of embodiments of the present invention; in fig. 2A, a plurality of grooves are included, wherein a first groove corresponding to the mark 101a and a second groove corresponding to the mark 101b are used, and a critical dimension of the first groove 101a is denoted by L and a critical dimension of the second groove 101b is denoted by M.
There are multiple measurements as the critical dimensions of the groove will be measured at different depths of the groove. FIG. 2C is a cross-sectional view of a groove of a method according to an embodiment of the invention; it can be seen that the critical dimensions of the groove were measured at a total of 4 depths, 4 depths being expressed as distances from the bottom surface of the groove, respectively: 0, S1, S2, S3; wherein 0 denotes the bottom surface of the groove.
The critical dimensions corresponding to the 4 positions for the first recess 101a are: l4, L3, L2, L1; from these measurements, a fitted curve 201 of the depth and critical dimensions corresponding to the first groove 101a as shown in fig. 3A can be obtained.
The critical dimensions corresponding to the 4 positions for the second recess 101b are: m4, M3, M2, M1. From these measurements, a fitted curve 202 of depth and critical dimensions corresponding to the second groove 101B as shown in FIG. 3B can be obtained.
And secondly, filling a first film layer in the groove, wherein the groove is completely filled with the first film layer and extends out of the groove.
In an embodiment of the present invention, the first film layer includes a tungsten layer. In other embodiments, when the groove filling structure is a metal wire, the first film layer includes an aluminum layer.
The method further comprises the step of forming a Ti layer and a TiN layer and annealing the Ti layer and the TiN layer before forming the tungsten layer.
And thirdly, removing the first film layer outside the grooves by chemical mechanical polishing, polishing the first film layer in the groove area to be level with the top surface of the grooves, and forming a groove filling structure on the first film layer filled in each groove after the chemical mechanical polishing is completed.
And step four, measuring the critical dimension of the groove filling structure, and obtaining the height of the groove filling structure and the chemical mechanical polishing load corresponding to the groove filling structure by combining the measured critical dimension of the groove filling structure with the relation between the depth of the groove and the critical dimension.
In the embodiment of the invention, the critical dimension of the groove filling structure is measured by an electron back scattering image measuring method. Preferably, electron back-scattering image measurement is achieved using the electron back-scattering image mode of the CDSEM.
As shown in fig. 2B, a photograph of the groove filling structure formed in step four of the method according to the embodiment of the present invention; the mark 102A corresponds to a first groove filling structure formed in the first groove 101a of fig. 2A; the mark 102b corresponds to a second groove filling structure formed in the second groove 101b of fig. 2A.
As can be seen from fig. 2B, after the formation of the groove filling structure, the critical dimension N1 of the first groove filling structure 102a and the critical dimension N2 of the second groove filling structure 102B can be measured directly by the electron back-scattered image mode of the CDSEM.
As can be seen in fig. 2C, the placement of critical dimensions N1 and N2, respectively, both positions of critical dimensions N1 and N2 correspond between S3 and S4. In the groove of fig. 2C, the critical dimensions N1 and N2 are not actually measured, so the heights of the critical dimensions N1 and N2 are calculated.
Fig. 2D shows a critical dimension N1 and a corresponding height X1 of the first trench filling structure 102a, and a critical dimension N1 and a corresponding height X2 of the second trench filling structure 102b, respectively. In the existing method, the heights X1 and X2 are required to be obtained by cutting through FIB and measuring through TEM, and in the embodiment of the present invention, the corresponding heights X1 and X2 are obtained by directly measuring the critical dimensions N1 and N2 of the surface and calculating. The description is as follows:
the calculation method of the height X1 comprises the following steps:
as shown in fig. 3A, the slope α of the curve 201 can be expressed as:
the slope α obtained by the above two formulas (1) and (2) is equal, so that the value of the height X1 can be obtained.
Also, the height X2 is calculated by:
as shown in fig. 3B, the slope β of the curve 202 can be expressed as:
the slope β obtained by the above two formulas (3) and (4) is equal, so that the value of the height X2 can be obtained.
For the wafer, if the surface of the wafer is flat, the surface heights of the locations are the same; if the surface is uneven, the corresponding surface heights are different, and the difference between the heights can be obtained by directly calculating the ratio between the heights, so that the flatness of the surface of the wafer can be obtained. Similarly, the cmp load can be obtained from the height ratio of the groove filling structure corresponding to each monitor point.
From equations (1) and (3), it can be obtained:
from equations (2) and (4) can be obtained:
the ratio α/β obtained by the above two formulas (5) and (6) is equal, so that the ratio of the heights X1 and X2 can be obtained:
compared with the existing method which needs to adopt FIB to perform destructive cutting on products and adopts high-cost TEM to measure the height of the groove filling structure to monitor the chemical mechanical polishing load of the groove filling structure and adopts liner monitoring irrelevant to the pattern of the groove filling structure to monitor the chemical mechanical polishing load of the groove filling structure, the embodiment of the invention has the following beneficial effects:
according to the embodiment of the invention, the critical dimension of the groove is measured after the groove is finished or in the etching process of the groove, and the critical dimensions of different depths of the groove are measured, so that the relation between the depth of the groove and the critical dimension can be obtained; after the subsequent chemical mechanical polishing process is completed, the critical dimension of the groove filling structure is directly measured, and then the height of the groove filling structure and further the chemical mechanical polishing load corresponding to the groove filling structure can be obtained according to the critical dimension of the groove filling structure obtained by measurement and the relation between the depth of the groove and the critical dimension.
Therefore, in the embodiment of the invention, only the critical dimensions of the grooves with different depths and the critical dimensions of the groove filling structure are measured to convert the critical dimensions into the height of the groove filling structure and further obtain the chemical mechanical polishing load, namely, the embodiment of the invention only the corresponding critical dimensions are measured and combined with calculation to obtain the chemical mechanical polishing load, and the product is not required to be cut, so that the product is not damaged; the height of the groove filling structure does not need to be directly measured, so that the groove filling structure can be realized without adopting a high-cost TEM (transmission electron microscope), such as CDSEM (scanning electron microscope) measurement; the embodiment of the invention is completely obtained by directly measuring the groove filling structure, and the liner irrelevant to the graph is not required to be measured; therefore, the embodiment of the invention can realize quick nondestructive detection of the chemical mechanical polishing load of the groove filling structure, can realize calculation automation, and finally can improve the detection efficiency and save the cost, including saving the material cost, the time cost and the labor cost.
The present invention has been described in detail by way of the embodiments, but these should not be construed as limiting the invention. Many variations and modifications may be made by one skilled in the art without departing from the principles of the invention, which is also considered to be within the scope of the invention.

Claims (17)

1. A method for monitoring the load of chemical mechanical polishing of a groove filling structure is characterized by comprising the following steps:
step one, forming grooves on a wafer by etching, measuring key dimensions of the grooves at different depths, and obtaining the relation between the depths of the grooves and the key dimensions;
filling a first film layer in the groove, wherein the first film layer completely fills the groove and extends out of the groove;
removing the first film outside the grooves by chemical mechanical polishing, and polishing the first film in the groove area to be level with the top surface of the grooves, wherein after the chemical mechanical polishing is completed, the first film filled in each groove is formed into a groove filling structure;
and step four, measuring the critical dimension of the groove filling structure, and obtaining the height of the groove filling structure and the chemical mechanical polishing load corresponding to the groove filling structure by combining the measured critical dimension of the groove filling structure with the relation between the depth of the groove and the critical dimension.
2. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 1, wherein: the wafer is composed of a semiconductor substrate.
3. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 2, wherein: the semiconductor substrate includes a silicon substrate.
4. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 2, wherein: in a first step, a plurality of grooves are formed on the wafer, the grooves being distributed in different areas of the wafer.
5. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 4, wherein: in the first step, a plurality of grooves are selected as monitoring points, and the monitoring points are distributed in a plurality of areas of the wafer.
6. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 5, wherein: the semiconductor substrate of the wafer is integrated with a plurality of chips, and each chip is integrated with a plurality of semiconductor devices.
7. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 6, wherein: the distribution positions of the monitoring points are different positions of the chips or different chips on the wafer or the middle area or the edge area of the wafer.
8. The method for monitoring the cmp load of a recess filling structure according to any one of claims 1 to 7, wherein: the groove is an opening of the through hole, and the groove filling structure is the through hole;
or the groove is a groove, and the groove filling structure is a metal connecting wire filled in the groove.
9. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 8, wherein: the groove is formed on the interlayer film.
10. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 8, wherein: when the groove filling structure is a through hole, the first film layer comprises a tungsten layer;
when the groove filling structure is a metal connecting wire, the first film layer comprises an aluminum layer.
11. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 8, wherein: in step one, CDSEM is used to measure critical dimensions at different depths of the recess.
12. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 10, wherein: and step four, measuring the critical dimension of the groove filling structure by an electron back scattering image measuring method.
13. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 12, wherein: electron back-scattering image measurement was achieved using the electron back-scattering image mode of CDSEM.
14. The method for monitoring the load of a chemical mechanical polishing process of a groove filling structure according to claim 11, wherein: in step one, the AEI process is performed.
15. The method for monitoring the load of a chemical mechanical polishing process of a groove filling structure according to claim 11, wherein: in the second step, before forming the tungsten layer, the method further comprises the steps of forming a Ti layer and a TiN layer and annealing.
16. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 6, wherein: the semiconductor device includes a FinFET.
17. The method for monitoring the load of chemical mechanical polishing of a groove filling structure according to claim 5, 6 or 7, wherein: in the fourth step, the cmp load is obtained from the height ratio of the groove filling structure corresponding to each monitoring point.
CN202011305500.8A 2020-11-20 2020-11-20 Chemical mechanical polishing load monitoring method for groove filling structure Active CN112435935B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011305500.8A CN112435935B (en) 2020-11-20 2020-11-20 Chemical mechanical polishing load monitoring method for groove filling structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011305500.8A CN112435935B (en) 2020-11-20 2020-11-20 Chemical mechanical polishing load monitoring method for groove filling structure

Publications (2)

Publication Number Publication Date
CN112435935A CN112435935A (en) 2021-03-02
CN112435935B true CN112435935B (en) 2024-03-08

Family

ID=74692715

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011305500.8A Active CN112435935B (en) 2020-11-20 2020-11-20 Chemical mechanical polishing load monitoring method for groove filling structure

Country Status (1)

Country Link
CN (1) CN112435935B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004158523A (en) * 2002-11-05 2004-06-03 Mitsubishi Electric Corp Method for measuring thickness of buried material, method for regulating thickness of buried material using the same, and method for manufacturing semiconductor device
US6756309B1 (en) * 2003-01-30 2004-06-29 Taiwan Semiconductor Manufacturing Co., Ltd Feed forward process control method for adjusting metal line Rs
CN101572241A (en) * 2008-04-30 2009-11-04 中芯国际集成电路制造(北京)有限公司 Resistance simulation method for metal interconnection structure
CN104701212A (en) * 2015-03-30 2015-06-10 上海华力微电子有限公司 Method for detecting etching load effects
CN105563299A (en) * 2014-11-05 2016-05-11 中芯国际集成电路制造(上海)有限公司 Chemical mechanical polishing method for metal
CN107887305A (en) * 2017-11-13 2018-04-06 上海华力微电子有限公司 A kind of resistive method of feedback control wire

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050014299A1 (en) * 2003-07-15 2005-01-20 Applied Materials, Inc. Control of metal resistance in semiconductor products via integrated metrology
US7534725B2 (en) * 2007-03-21 2009-05-19 Taiwan Semiconductor Manufacturing Company Advanced process control for semiconductor processing
US8409993B2 (en) * 2007-06-07 2013-04-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method and system for controlling copper chemical mechanical polish uniformity

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004158523A (en) * 2002-11-05 2004-06-03 Mitsubishi Electric Corp Method for measuring thickness of buried material, method for regulating thickness of buried material using the same, and method for manufacturing semiconductor device
US6756309B1 (en) * 2003-01-30 2004-06-29 Taiwan Semiconductor Manufacturing Co., Ltd Feed forward process control method for adjusting metal line Rs
CN101572241A (en) * 2008-04-30 2009-11-04 中芯国际集成电路制造(北京)有限公司 Resistance simulation method for metal interconnection structure
CN105563299A (en) * 2014-11-05 2016-05-11 中芯国际集成电路制造(上海)有限公司 Chemical mechanical polishing method for metal
CN104701212A (en) * 2015-03-30 2015-06-10 上海华力微电子有限公司 Method for detecting etching load effects
CN107887305A (en) * 2017-11-13 2018-04-06 上海华力微电子有限公司 A kind of resistive method of feedback control wire

Also Published As

Publication number Publication date
CN112435935A (en) 2021-03-02

Similar Documents

Publication Publication Date Title
US7957118B2 (en) Multi-zone electrostatic chuck and chucking method
US11877442B2 (en) Semiconductor memory device
CN111276416B (en) Method for detecting alignment of semiconductor structure alignment and method for manufacturing 3D memory device
US8796048B1 (en) Monitoring and measurement of thin film layers
US12009302B2 (en) Method of testing wafer
JP4991099B2 (en) Method and system for monitoring an IC process
US10790205B2 (en) Overlay structure and method of fabricating the same
CN112435935B (en) Chemical mechanical polishing load monitoring method for groove filling structure
US9543219B2 (en) Void monitoring device for measurement of wafer temperature variations
US6859023B2 (en) Evaluation method for evaluating insulating film, evaluation device therefor and method for manufacturing evaluation device
US7329550B2 (en) Method for analyzing the structure of deep trench capacitors and a preparation method thereof
US9076688B1 (en) Scatterometry for nested and isolated structures
US8852968B2 (en) STI CMP under polish monitoring
US6531387B1 (en) Polishing of conductive layers in fabrication of integrated circuits
Meyer et al. Challenges for physical failure analysis of 3D-integrated devices—Sample preparation and analysis to support process development of TSVs
CN118692937B (en) Optimization method for online measurement of groove depth
TWI728267B (en) Process control method for semiconductor manufacturing
US20100167428A1 (en) Method and system for determining semiconductor characteristics
Ghulghazaryan et al. Automated Linescan Analysis for CMP Modeling
JP2004014780A (en) Method of evaluating flattening process and manufacturing semiconductor device
Lee et al. Automated Diagonal Slice and View Solution for 3D Device Structure Analysis
CN111415874A (en) Wafer detection method
KR20110069288A (en) Fabrication method of through silicon via
KR100609046B1 (en) Method for manufacturing overlay mark
US7452734B2 (en) Method of making a monitoring pattern to measure a depth and a profile of a shallow trench isolation

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant