CN111047986B - Display panel - Google Patents
Display panel Download PDFInfo
- Publication number
- CN111047986B CN111047986B CN201911179068.XA CN201911179068A CN111047986B CN 111047986 B CN111047986 B CN 111047986B CN 201911179068 A CN201911179068 A CN 201911179068A CN 111047986 B CN111047986 B CN 111047986B
- Authority
- CN
- China
- Prior art keywords
- metal layer
- insulating layer
- layer
- opening
- auxiliary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
- Liquid Crystal (AREA)
Abstract
The invention provides a display panel, which comprises a first metal layer, a second metal layer, a grid electrode insulating layer, a first insulating layer covering the second metal layer, an organic insulating layer covering the first insulating layer and a common electrode positioned on the organic insulating layer, wherein the first metal layer is a metal layer; a second auxiliary metal layer formed simultaneously with and adjacent to the second metal layer; the plane of the lower surface of the common electrode between the second metal layer and the second auxiliary metal layer is lower than the plane of the upper surfaces of the second metal layer and the second auxiliary metal layer. According to the display panel, the insulating layer between the two adjacent metal layers formed on the same layer with different functions is provided with the hole, so that the plane of the lower surface of the common electrode between the two adjacent metal layers is lower than the plane of the upper surfaces of the two adjacent metal layers, the lateral capacitance between the two adjacent metal layers can be reduced, and the signal influence between the two adjacent metal layers can be greatly reduced.
Description
Technical Field
The invention relates to the technical field of display panels, in particular to a display panel.
Background
For some display panels, due to the need for testing and repair, etc., a second subsidiary travel line (CK)41 disposed parallel to the second metal layer 40 and disposed adjacent to the second metal layer 40 is simultaneously formed in each pixel region while the second metal layer 40 is formed. Due to the presence of the second auxiliary advancing line 41
With the improvement of the integration level of the display panel, two different metal layers arranged side by side inevitably appear due to the needs of testing, repairing and the like. When the two metal layers are close (lower limit of design rule) and long (usually, the whole panel length), the lateral capacitance between the two metal layers cannot be ignored. The presence of lateral capacitance causes the two lines to couple to each other, ultimately affecting the display.
Disclosure of Invention
The invention aims to provide a display panel which reduces the lateral capacitance between two adjacent metal layers and reduces the signal influence.
The invention provides a display panel, which comprises a first metal layer, a second metal layer, a grid insulating layer, a first insulating layer, an organic insulating layer and a common electrode, wherein the first metal layer and the second metal layer are crisscrossed; a second auxiliary metal layer formed simultaneously with and adjacent to the second metal layer; the plane of the lower surface of the common electrode between the second metal layer and the second auxiliary metal layer is lower than the plane of the upper surfaces of the second metal layer and the second auxiliary metal layer.
Preferably, a first opening between the second metal layer and the second auxiliary metal layer is formed in the first insulating layer, and a part of the first insulating layer is still arranged at the bottom of the first opening; the organic insulating layer is provided with a second through hole penetrating through the organic insulating layer, and the second through hole and the first opening are arranged in an overlapping mode.
Preferably, a first opening between the second metal layer and the second auxiliary metal layer is formed in the gate insulating layer, and a part of the gate insulating layer is still arranged at the bottom of the first opening; the organic insulating layer and the first insulating layer are provided with second through holes penetrating through the organic insulating layer and the first insulating layer, and the second through holes and the first openings are arranged in an overlapping mode.
The invention also provides a display panel, which comprises a first metal layer and a second metal layer which are crisscrossed, a grid electrode insulating layer which is positioned between the first metal layer and the second metal layer and covers the first metal layer, a first insulating layer which covers the second metal layer and a common electrode which is positioned on the first insulating layer; a second auxiliary metal layer formed simultaneously with and adjacent to the second metal layer; the plane of the lower surface of the common electrode between the second metal layer and the second auxiliary metal layer is lower than the plane of the upper surfaces of the second metal layer and the second auxiliary metal layer.
Preferably, the first insulating layer is provided with a first opening between the second metal layer and the second auxiliary metal layer, and a part of the first insulating layer is still arranged at the bottom of the first opening.
Preferably, the gate insulating layer is provided with a first opening between the second metal layer and the second auxiliary metal layer, and a part of the gate insulating layer is still arranged at the bottom of the first opening; the first insulating layer is provided with a second through hole penetrating through the first insulating layer, and the second through hole is overlapped with the first opening.
The invention also provides a display panel, which comprises a first metal layer and a second metal layer which are crisscrossed, a grid electrode insulating layer which is positioned between the first metal layer and the second metal layer and covers the first metal layer, a first insulating layer which covers the second metal layer, an organic insulating layer which covers the first insulating layer and a common electrode which is positioned on the organic insulating layer; further comprising a first auxiliary metal layer formed simultaneously with and proximate to the first metal layer; the plane of the lower surface of the common electrode between the first metal layer and the first auxiliary metal layer is lower than the plane of the upper surfaces of the first metal layer and the first auxiliary metal layer.
Preferably, the first insulating layer is provided with a first opening between the first metal layer and the first auxiliary metal layer, and a part of the first insulating layer is still arranged at the bottom of the first opening; the organic insulating layer is provided with a second through hole penetrating through the organic insulating layer, and the second through hole and the first opening are arranged in an overlapping mode.
Preferably, the gate insulating layer is provided with a first opening between the first metal layer and the first auxiliary metal layer, and a part of the gate insulating layer is still arranged at the bottom of the first opening; the organic insulating layer and the first insulating layer are provided with second through holes penetrating through the organic insulating layer and the first insulating layer, and the second through holes and the first openings are arranged in an overlapping mode.
The invention also provides a display panel, which comprises a first metal layer and a second metal layer which are crisscrossed, a grid electrode insulating layer which is positioned between the first metal layer and the second metal layer and covers the first metal layer, a first insulating layer which covers the second metal layer and a common electrode which is positioned on the first insulating layer; further comprising a first auxiliary metal layer formed simultaneously with and proximate to the first metal layer; the plane of the lower surface of the common electrode between the first metal layer and the first auxiliary metal layer is lower than the plane of the upper surfaces of the first metal layer and the first auxiliary metal layer; the grid insulation layer is provided with a first opening between the first metal layer and the first auxiliary metal layer, and the bottom of the first opening is still provided with a part of the grid insulation layer; the first insulating layer is provided with a second through hole penetrating through the first insulating layer, and the second through hole is overlapped with the first opening.
According to the display panel, the insulating layer between the two adjacent metal layers formed on the same layer with different functions is provided with the hole, so that the plane of the lower surface of the common electrode between the two adjacent metal layers is lower than the plane of the upper surfaces of the two adjacent metal layers, the lateral capacitance between the two adjacent metal layers can be reduced, and the signal influence between the two adjacent metal layers can be greatly reduced.
Drawings
FIG. 1 is a schematic structural diagram of a display panel according to a first embodiment of the present invention;
FIG. 2 is a schematic structural diagram of a display panel according to a second embodiment of the present invention;
fig. 3 is a schematic structural diagram of a display panel according to a third embodiment of the invention.
Detailed Description
The present invention is further illustrated by the following figures and specific examples, which are to be understood as illustrative only and not as limiting the scope of the invention, which is to be given the full breadth of the appended claims and any and all equivalent modifications thereof which may occur to those skilled in the art upon reading the present specification.
For the sake of simplicity, the drawings only schematically show the parts relevant to the present invention, and they do not represent the actual structure as a product. In addition, in order to make the drawings concise and understandable, components having the same structure or function in some of the drawings are only schematically illustrated or only labeled. In this document, "one" means not only "only one" but also a case of "more than one".
A display panel of the present invention, as shown in fig. 1, includes a first metal layer (not shown) and a second metal layer (data)40 which are criss-crossed, a gate insulating layer (GI)30 which is located between the first metal layer (not shown) and the second metal layer (data)40 and covers the first metal layer, a first insulating layer (PAS1)50 which covers the second metal layer 40, an organic insulating layer (JAS)60 which covers the first insulating layer 50, a common electrode (COM-ITO)70 which is located on the organic insulating layer 60, a second insulating layer (not shown) which covers the common electrode 70, and a pixel electrode (not shown) which is located on the second insulating layer.
The manufacturing method of the display panel comprises the following steps:
the first step is as follows: forming a first metal layer on the substrate 10;
the second step is that: forming a gate insulating layer (GI)30 covering the first metal layer;
the third step: forming a semiconductor layer on the gate insulating layer 30 and then forming a second metal layer 40;
the fourth step: forming a first insulating layer 50 covering the second metal layer 40 and forming an organic insulating layer 60 covering the first insulating layer 50;
the fifth step: depositing a common electrode 70 on the organic insulating layer 60;
and a sixth step: a second insulating layer (not shown) covering the common electrode 70 and a pixel electrode (not shown) on the second insulating layer are formed.
In the embodiment, the first metal layer forms a grid electrode and a scanning line through etching, exposure and display; the second metal layer forms a data line, a source electrode and a drain electrode through etching, exposure and display, and the source electrode and the drain electrode are respectively positioned on two sides of the semiconductor layer and are in contact with the semiconductor layer.
For some display panels, a second auxiliary metal layer (CK)41 disposed adjacent to the second metal layer 40 is formed with the second metal layer 40 in each pixel region at the same time as the second metal layer 40 is formed due to the need for testing and repair, etc. Due to the presence of the second auxiliary metal layer 41, a lateral capacitance exists between the second metal layer 40 and the second auxiliary metal layer 41, and the presence of the lateral capacitance causes the second metal layer 40 and the second auxiliary metal layer 41 to be coupled with each other, which ultimately affects the display.
As shown in fig. 1, the first embodiment: in order to solve the problem of lateral capacitance, after the first insulating layer 50 is formed, a first opening 51 is formed in the first insulating layer 50 between the second metal layer 40 and the second auxiliary metal layer 41, and a part of the first insulating layer 50 remains at the bottom of the first opening 51; the organic insulating layer 60 covers the first insulating layer 50 and is located in the first opening 51, the organic insulating layer 60 is provided with a second through hole 61 penetrating through the organic insulating layer 60, and the second through hole 61 and the first opening 51 are overlapped. The plane of the lower surface of the common electrode 70 between the second metal layer 40 and the second auxiliary metal layer 41 is lower than the plane of the upper surfaces of the second metal layer 40 and the second auxiliary metal layer 41, so that the lateral capacitance existing between the second metal layer 40 and the second auxiliary metal layer 41 can be reduced.
As shown in fig. 2, the second embodiment: in order to solve the problem of lateral capacitance, after the gate insulating layer 30 is formed, the gate insulating layer 30 is provided with a first opening 31 between the second metal layer 40 and the second auxiliary metal layer 41, and a part of the gate insulating layer 30 is still arranged at the bottom of the first opening 31; the organic insulating layer 60 and the first insulating layer 50 are provided with a second through hole 61 penetrating through the organic insulating layer 60 and the first insulating layer 50, and the second through hole 61 overlaps with the first opening 31; the common electrode 70 directly contacts the gate insulating layer 30 in the second via hole 61 and the first opening 31, and a plane of a lower surface of the common electrode 70 between the second metal layer 40 and the second auxiliary metal layer 41 is lower than a plane of an upper surface of the second metal layer 40 and the second auxiliary metal layer 41, so that a lateral capacitance existing between the second metal layer 40 and the second auxiliary metal layer 41 can be reduced.
In other embodiments, the display panel may not be provided with an organic insulating layer, when the organic insulating layer is not provided, the first insulating layer 50 is provided with a first opening located between the second metal layer 40 and the second auxiliary metal layer 41, and a portion of the first insulating layer 50 remains at the bottom of the first opening; the plane of the lower surface of the common electrode 70 between the second metal layer 40 and the second auxiliary metal layer 41 is lower than the plane of the upper surfaces of the second metal layer 40 and the second auxiliary metal layer 41, so that the lateral capacitance existing between the second metal layer 40 and the second auxiliary metal layer 41 can be reduced.
In other embodiments, the display panel may not have an organic insulating layer, and when the organic insulating layer is not provided, the gate insulating layer 30 has a first opening located between the second metal layer 40 and the second auxiliary metal layer 41, and a portion of the gate insulating layer 30 remains at the bottom of the first opening; the first insulating layer 50 is provided with a second through hole penetrating through the first insulating layer, and the second through hole overlaps with the first opening; the common electrode 70 directly contacts the gate insulating layer 30 in the second via hole and the first opening, and a plane of a lower surface of the common electrode 70 located between the second metal layer 40 and the second auxiliary metal layer 41 is lower than a plane of upper surfaces of the second metal layer 40 and the second auxiliary metal layer 41, so that a lateral capacitance existing between the second metal layer 40 and the second auxiliary metal layer 41 can be reduced.
In other embodiments, as shown in fig. 3, the first metal layer 20 is formed simultaneously with the first metal layer 20 and the first auxiliary metal layer 21 is disposed adjacent to the first metal layer 20, as required for testing and repair.
The third embodiment: in order to solve the problem of lateral capacitance, after the first insulating layer 50 is formed, the first insulating layer 50 is provided with a first opening (not shown) between the first metal layer 20 and the first auxiliary metal layer 21, and a part of the first insulating layer 50 remains at the bottom of the first opening; the organic insulating layer 60 is provided with a second through hole 61 penetrating the organic insulating layer 60, and the second through hole 61 is located on the first insulating layer 50, and the second through hole and the first opening are overlapped. The plane of the lower surface of the common electrode 70 between the first metal layer 20 and the first auxiliary metal layer 21 is lower than the plane of the upper surfaces of the first metal layer 20 and the first auxiliary metal layer 21, so that the lateral capacitance existing between the first metal layer 20 and the first auxiliary metal layer 21 can be reduced.
As shown in fig. 3, the fourth embodiment: in order to solve the problem of lateral capacitance, after the gate insulating layer 30 is formed, the gate insulating layer 30 is provided with a first opening 31 between the first metal layer 20 and the first auxiliary metal layer 21, and a part of the gate insulating layer 30 is still arranged at the bottom of the first opening 31; the organic insulating layer 60 and the first insulating layer 50 are provided with a second through hole 61 penetrating the organic insulating layer 60 and the first insulating layer 50, and the second through hole 61 overlaps the first opening 31; the common electrode 70 directly contacts the gate insulating layer 30 in the second via hole 61 and the first opening 31, and a lower surface of the common electrode 70 between the first metal layer 20 and the first auxiliary metal layer 21 is located at a lower level than a level of an upper surface of the first metal layer 20 and the first auxiliary metal layer 21, so that a lateral capacitance existing between the first metal layer 20 and the first auxiliary metal layer 21 can be reduced.
In other embodiments, the display panel may not have an organic insulating layer, and when the organic insulating layer is not provided, the gate insulating layer 30 has a first opening located between the first metal layer 20 and the first auxiliary metal layer 21, and a portion of the gate insulating layer 30 is still located at the bottom of the first opening; the first insulating layer 50 is provided with a second through hole penetrating through the first insulating layer 50, and the second through hole and the first opening are overlapped; the common electrode 70 directly contacts the gate insulating layer 30 in the second via hole and the first opening, and a plane of a lower surface of the common electrode 70 between the first metal layer 20 and the first auxiliary metal layer 21 is lower than a plane of an upper surface of the first metal layer 20 and the first auxiliary metal layer 21, so that a lateral capacitance existing between the first metal layer 20 and the first auxiliary metal layer 21 can be reduced.
According to the display panel, the insulating layer between the two adjacent metal layers formed on the same layer with different functions is provided with the hole, so that the plane of the lower surface of the common electrode between the two adjacent metal layers is lower than the plane of the upper surfaces of the two adjacent metal layers, the lateral capacitance between the two adjacent metal layers can be reduced, and the signal influence between the two adjacent metal layers can be greatly reduced.
Although the preferred embodiments of the present invention have been described in detail, the present invention is not limited to the details of the foregoing embodiments, and various equivalent changes (such as number, shape, position, etc.) may be made to the technical solution of the present invention within the technical spirit of the present invention, and these equivalent changes are all within the protection scope of the present invention.
Claims (10)
1. A display panel comprises a first metal layer, a second metal layer, a grid insulating layer, a first insulating layer, an organic insulating layer and a common electrode, wherein the first metal layer and the second metal layer are crisscrossed; the method is characterized in that: a second auxiliary metal layer formed simultaneously with and adjacent to the second metal layer; the first insulating layer and the organic insulating layer between the second metal layer and the second auxiliary metal layer are provided with openings, or the gate insulating layer, the first insulating layer and the organic insulating layer between the second metal layer and the second auxiliary metal layer are provided with openings, and the common electrode covers the openings, so that the plane of the lower surface of the common electrode between the second metal layer and the second auxiliary metal layer is lower than the plane of the upper surfaces of the second metal layer and the second auxiliary metal layer.
2. The display panel according to claim 1, characterized in that: a first opening between the second metal layer and the second auxiliary metal layer is formed in the first insulating layer, and a part of the first insulating layer is still arranged at the bottom of the first opening; the organic insulating layer is provided with a second through hole penetrating through the organic insulating layer, the second through hole and the first opening are arranged in an overlapping mode, and the common electrode covers the first opening and the second through hole.
3. The display panel according to claim 1, characterized in that: a first opening between the second metal layer and the second auxiliary metal layer is formed in the gate insulating layer, and a part of the gate insulating layer is still arranged at the bottom of the first opening; the organic insulating layer and the first insulating layer are provided with second through holes penetrating through the organic insulating layer and the first insulating layer, the second through holes and the first openings are arranged in an overlapping mode, and the common electrode covers the first openings and the second through holes.
4. A display panel comprises a first metal layer, a second metal layer, a grid insulating layer, a first insulating layer and a common electrode, wherein the first metal layer and the second metal layer are crisscrossed; the method is characterized in that: a second auxiliary metal layer formed simultaneously with and adjacent to the second metal layer; the first insulating layer and the gate insulating layer between the second metal layer and the second auxiliary metal layer are provided with openings, or the first insulating layer between the second metal layer and the second auxiliary metal layer is provided with openings, and the common electrode covers the openings, so that the plane of the lower surface of the common electrode between the second metal layer and the second auxiliary metal layer is lower than the plane of the upper surfaces of the second metal layer and the second auxiliary metal layer.
5. The display panel according to claim 4, wherein: the first insulating layer is provided with a first opening between the second metal layer and the second auxiliary metal layer, a part of the first insulating layer is still arranged at the bottom of the first opening, and the common electrode covers the first opening.
6. The display panel according to claim 4, wherein: the grid insulation layer is provided with a first opening between the second metal layer and the second auxiliary metal layer, and the bottom of the first opening is still provided with a part of the grid insulation layer; the first insulating layer is provided with a second through hole penetrating through the first insulating layer, the second through hole is overlapped with the first opening, and the common electrode covers the first opening and the second through hole.
7. A display panel comprises a first metal layer, a second metal layer, a grid insulating layer, a first insulating layer, an organic insulating layer and a common electrode, wherein the first metal layer and the second metal layer are crisscrossed; the method is characterized in that: further comprising a first auxiliary metal layer formed simultaneously with and proximate to the first metal layer; the first insulating layer and the organic insulating layer between the first metal layer and the first auxiliary metal layer are provided with openings, or the gate insulating layer, the first insulating layer and the organic insulating layer between the first metal layer and the first auxiliary metal layer are provided with openings, and the common electrode covers the openings, so that the plane of the lower surface of the common electrode between the first metal layer and the first auxiliary metal layer is lower than the plane of the upper surfaces of the first metal layer and the first auxiliary metal layer.
8. The display panel according to claim 7, wherein: the first insulating layer is provided with a first opening between the first metal layer and the first auxiliary metal layer, and the bottom of the first opening is still provided with a part of the first insulating layer; the organic insulating layer is provided with a second through hole penetrating through the organic insulating layer, the second through hole and the first opening are arranged in an overlapping mode, and the common electrode covers the first opening and the second through hole.
9. The display panel according to claim 7, wherein: the grid insulation layer is provided with a first opening between the first metal layer and the first auxiliary metal layer, and the bottom of the first opening is still provided with a part of the grid insulation layer; the organic insulating layer and the first insulating layer are provided with second through holes penetrating through the organic insulating layer and the first insulating layer, the second through holes and the first opening are arranged in an overlapping mode, and the common electrode covers the first opening and the second through holes.
10. A display panel comprises a first metal layer, a second metal layer, a grid insulating layer, a first insulating layer and a common electrode, wherein the first metal layer and the second metal layer are crisscrossed; the method is characterized in that: further comprising a first auxiliary metal layer formed simultaneously with and proximate to the first metal layer; the first insulating layer and the gate insulating layer which are positioned between the first metal layer and the first auxiliary metal layer are provided with openings, and the common electrode covers the openings, so that the plane of the lower surface of the common electrode positioned between the first metal layer and the first auxiliary metal layer is lower than the plane of the upper surfaces of the first metal layer and the first auxiliary metal layer; the grid insulation layer is provided with a first opening between the first metal layer and the first auxiliary metal layer, and the bottom of the first opening is still provided with a part of the grid insulation layer; the first insulating layer is provided with a second through hole penetrating through the first insulating layer, the second through hole is overlapped with the first opening, and the common electrode covers the first opening and the second through hole.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911179068.XA CN111047986B (en) | 2019-11-27 | 2019-11-27 | Display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911179068.XA CN111047986B (en) | 2019-11-27 | 2019-11-27 | Display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111047986A CN111047986A (en) | 2020-04-21 |
| CN111047986B true CN111047986B (en) | 2021-11-09 |
Family
ID=70233607
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911179068.XA Active CN111047986B (en) | 2019-11-27 | 2019-11-27 | Display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111047986B (en) |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100989165B1 (en) * | 2003-06-02 | 2010-10-20 | 엘지디스플레이 주식회사 | In-Plane Switching Mode Liquid Crystal Display device and method for fabricating the same |
| KR20080011948A (en) * | 2006-08-01 | 2008-02-11 | 삼성전자주식회사 | Dual side display and method for manufactruing the same |
| US8450738B2 (en) * | 2007-12-19 | 2013-05-28 | Sharp Kabushiki Kaisha | Active matrix substrate, production method of the same, liquid crystal panel, liquid crystal display device, liquid crystal display unit, and television receiver |
| CN102213846B (en) * | 2010-04-01 | 2012-12-26 | 北京京东方光电科技有限公司 | Liquid crystal display panel, manufacturing method thereof and liquid crystal display |
| KR101791579B1 (en) * | 2011-04-08 | 2017-10-31 | 삼성디스플레이 주식회사 | Liquid crystal display |
| CN102385206B (en) * | 2011-11-01 | 2014-05-21 | 深圳市华星光电技术有限公司 | Pixel structure and corresponding liquid crystal display |
| CN103064218A (en) * | 2012-12-28 | 2013-04-24 | 南京中电熊猫液晶显示科技有限公司 | Liquid crystal display device |
| CN104571715B (en) * | 2015-02-02 | 2018-01-02 | 京东方科技集团股份有限公司 | Array base palte and preparation method thereof and driving method, display device |
| CN104614901A (en) * | 2015-02-11 | 2015-05-13 | 友达光电股份有限公司 | Pixel structure for liquid crystal display |
| CN104614910B (en) * | 2015-02-13 | 2017-11-14 | 京东方科技集团股份有限公司 | Array base palte and preparation method thereof, display device |
| KR102315816B1 (en) * | 2015-03-09 | 2021-10-20 | 엘지디스플레이 주식회사 | Liquid crystal display apparatus |
| JP6587668B2 (en) * | 2017-11-08 | 2019-10-09 | シャープ株式会社 | Display device |
| CN110221497B (en) * | 2019-06-06 | 2022-03-01 | 成都中电熊猫显示科技有限公司 | Wiring repairing method, array substrate and display panel |
-
2019
- 2019-11-27 CN CN201911179068.XA patent/CN111047986B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN111047986A (en) | 2020-04-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10599277B2 (en) | Touch panel and display device | |
| US10761660B2 (en) | Touch display device having touch display panel capable of preventing short circuit of adjacent tough lines | |
| US9035317B2 (en) | Pixel structure, display panel and method for fabricating pixel structure | |
| CN103217843B (en) | Array base palte and manufacture method thereof and liquid crystal panel | |
| US9372359B2 (en) | Liquid crystal display device | |
| CN202585418U (en) | Peripheral circuit of array substrate, array substrate and liquid crystal display apparatus | |
| CN104698708A (en) | Array substrate, manufacturing method thereof and display device | |
| US11322713B2 (en) | Display substrate and manufacturing method of the same, display device | |
| WO2018040578A1 (en) | Array panel and manufacturing method thereof, display panel, and display device | |
| JP2019515321A (en) | Array substrate circuit, array substrate, display device | |
| US11411072B2 (en) | Display substrate, display device, manufacturing method, and repair method for display substrate | |
| CN103000693B (en) | Thin-film transistor, display part, manufacturing method of display part, and display device | |
| CN103488015B (en) | Pixel structure and display panel with same | |
| US20140225864A1 (en) | Touch panel and manufacturing method thereof | |
| CN106842751B (en) | Array substrate, repairing method thereof and display device | |
| CN104765502A (en) | Touch display panel and manufacturing and controlling method thereof | |
| CN108447875B (en) | Touch display panel and manufacturing method thereof | |
| CN107170757B (en) | A kind of array substrate and preparation method thereof | |
| CN101494226B (en) | Thin-film transistor substrate and method of manufacturing the same, wiring structure and method of manufacturing the same | |
| US10802627B2 (en) | Touch panel and manufacturing method thereof | |
| CN217768378U (en) | Display substrate | |
| CN202917490U (en) | An array substrate and a display device | |
| CN104749846B (en) | A kind of array base palte and preparation method thereof, display panel | |
| CN111047986B (en) | Display panel | |
| CN112700724B (en) | Display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20200827 Address after: No.7 Tianyou Road, Qixia District, Nanjing City, Jiangsu Province Applicant after: NANJING CEC PANDA FPD TECHNOLOGY Co.,Ltd. Address before: Nanjing Crystal Valley Road in Qixia District of Nanjing City Tianyou 210033 Jiangsu province No. 7 Applicant before: NANJING CEC PANDA FPD TECHNOLOGY Co.,Ltd. Applicant before: NANJING CEC PANDA LCD TECHNOLOGY Co.,Ltd. Applicant before: Nanjing East China Electronic Information Technology Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: No.7 Tianyou Road, Qixia District, Nanjing City, Jiangsu Province Applicant after: Nanjing BOE Display Technology Co.,Ltd. Address before: No.7 Tianyou Road, Qixia District, Nanjing City, Jiangsu Province Applicant before: NANJING CEC PANDA FPD TECHNOLOGY Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |