[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN1103493C - Method of reducing the micro load produced during nitride etching - Google Patents

Method of reducing the micro load produced during nitride etching Download PDF

Info

Publication number
CN1103493C
CN1103493C CN 98119218 CN98119218A CN1103493C CN 1103493 C CN1103493 C CN 1103493C CN 98119218 CN98119218 CN 98119218 CN 98119218 A CN98119218 A CN 98119218A CN 1103493 C CN1103493 C CN 1103493C
Authority
CN
China
Prior art keywords
loading
reduced
plasma
nitride
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN 98119218
Other languages
Chinese (zh)
Other versions
CN1239818A (en
Inventor
朱新萍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Publication of CN1239818A publication Critical patent/CN1239818A/en
Application granted granted Critical
Publication of CN1103493C publication Critical patent/CN1103493C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Drying Of Semiconductors (AREA)

Abstract

The present invention relates to a method for reducing micro-loads generated in an opening contour when a nitride layer is etched, which comprises the following steps: firstly, a substrate on which a nitride layer is formed is provided; secondly, a photoresist layer is formed on the nitride layer, and is exposed and developed by limited patterns. In a reactive ion etching reactor, oxygen and argon are used as plasma gas so as to pretreat the photoresist layer bu plasmas so that the photoresist layer is reduced. The nitride layer is etched by using the photoresist layer as a mask. The present invention pretreats the photoresist layer by the plasmas so as to reduce a micro-load effect.

Description

Produce the method for micro-loading when being reduced in nitride etching
Technical field
The present invention relates to a kind of nitride (nitride) layer etching method, and particularly relate to a kind of method that produces micro-loading (micro-loading) when being reduced in the nitride etching layer at opening profile (profile).
Background technology
In semiconductor fabrication process, regular meeting uses the step of nitride etching layer.In existing technology, when the nitride etching layer, can produce the phenomenon of micro-loading at the opening profile.So-called micro loading effect is meant that nitride layer is after etching, the sidewall (sidewall) of (dense area) and two formed openings of zones of different of low-density pattern area (openarea) (opening) in the high density patterns district, the different phenomenon of its slope (slope).
Please refer to Fig. 1, what it illustrated is the generalized section of existing nitride etching layer method.One substrate (substrate) 100 at first is provided, in substrate 100, forms mononitride layer 102.Secondly, on nitride layer 102, form a photoresist layer 104.Through after the etching, the opening 106 sidewall slopes in high density patterns district can be littler than the opening 108 sidewall slopes of low-density pattern area, and this is the micro-loading phenomenon.With regard to scale size, in the high density patterns district, the width of photoresist layer 104 represents that with a the width of nitride layer 102 is represented with b; In the low-density pattern area, the width of photoresist layer 104 is with a ' expression, and the width of nitride layer 102 is with b ' expression; Opening 108 bottom widths in the low-density pattern area are represented with d.Nitride silicon nitride (Si for example wherein 3N 4).When a=a ' time, (b-b ') promptly is so-called micro loading effect.The A/F that this micro loading effect can make the opening 108 bottom width d of low Mi Dituanqu become and be limited than photoresist layer 104 is also narrow.
This micro-loading phenomenon can make follow-up element manufacturing produce defective or failure.Critical dimension in manufacture craft (critical dimension) reduces day by day, for example in the step that forms self-aligned contacts window (selfaligned contact) and fleet plough groove isolation structure (shallow trench isolation), the influence of micro loading effect is even more serious.
Summary of the invention
Therefore main purpose of the present invention just provides a kind of method that produces micro-loading when being reduced in the nitride etching layer at the opening profile.
For achieving the above object, the method that produces micro-loading when being reduced in nitride etching of the present invention may further comprise the steps: a substrate at first is provided, and forms the mononitride layer in substrate.Secondly, on nitride layer, form a photoresist layer, utilize a pattern that has limited, the photoresist layer is carried out exposure imaging, then in reactive ion etching reactor (reactive ion etching chamber), with oxygen and argon plasma gas, the photoresist layer is carried out plasma preliminary treatment (descumming) step, make the photoresist layer reduce.Be mask (mask) with the photoresist layer then, nitride layer is carried out etching, produce to reduce micro loading effect.
Brief description of drawings
For above-mentioned and other purposes of the present invention, feature and advantage can be become apparent, a preferred embodiment cited below particularly, and conjunction with figs. elaborates.In the accompanying drawing:
It is illustrated Fig. 1 is the generalized section of a kind of nitride etching layer method of prior art;
What Fig. 2 illustrated is the generalized section that has a mononitride layer and a photoresist layer in a substrate;
What Fig. 3 illustrated is the generalized section that has the photoresist layer of a mononitride layer and a process development in a substrate;
What Fig. 4 illustrated is to have the photoresist layer of mononitride layer and through developing in a substrate, passes through plasma pretreatment step generalized section afterwards again;
What Fig. 5 illustrated is to have the photoresist layer of mononitride layer and through developing, the generalized section after plasma pretreatment step and nitride etching layer in a substrate.
Detailed description of the preferred embodiment
Please refer to Fig. 2, a substrate 200 at first is provided, in this substrate 200, form mononitride layer 202.The substrate 200 of indication herein comprises that the semiconductor-based end and other can be used as the ground of nitride layer 202, as interlayer dielectric material (interlayer Dielectric), metal intermetallic dielectric layer (intermetaldielectric).In addition, nitride layer 202 can deposit with general Low Pressure Chemical Vapor Deposition (LPCVD), its material such as silicon nitride (Si 3N 4).
Secondly on nitride layer 202, form a photoresist layer 204.Again with one limiting pattern this photoresist layer 204 is carried out exposure imaging, the mask with as nitride etching layer 202 time.
Then please refer to Fig. 3, photoresist layer 204 presents the pattern that has limited in advance after developing.Wherein limiting pattern is not limited to the pattern shown in the figure.For a preferred embodiment of the present invention is described, the pattern that has limited among the figure has comprised the high density patterns district in figure left side and the low-density pattern area on figure right side.
In the prior art, photoresist layer 204 can produce residue through after developing, and in plasma etch reactor, is plasma gas with oxygen then, carries out the plasma pretreatment step and removes residue.Because this plasma pre-treatment step is each homogeny (isotroic), so the size of photoresist layer 204 top and sidewall width can be done forr a short time.The present invention utilizes this proper noun of plasma pretreatment to describe the reduction action of in the present invention photoresist layer 204 being done, and the method for its use and step are different fully with existing plasma pretreatment.
Plasma pretreatment of the present invention and its difference of existing plasma pretreatment are the mists with oxygen and argon gas, or with the mist of oxygen and nitrogen as plasma gas.And when carrying out plasma pretreatment, on the power supply unit of reactive ion etching reactor, apply a bias voltage (power bias).Wherein the reactive ion etching device is preferably APPLIED MATERIALS P-5000MXP.
Wafer used in the manufacture craft is placed the reactive ion etching reactor bottom, and apply an AC grid bias power supply (bias power) at the reactive ion etching reactor bottom, the concentration that then is attracted to the cation of wafer surface can become higher.So in the plasma pretreatment process, near wafer surface, have more cation, thereby make photoresist layer 204 width reduction.Reduction in the low-density pattern area is more remarkable than the low-density pattern area.Reduction also can be subjected to the influence of the mixed proportion of oxygen/argon in the mist plasma or oxygen/nitrogen in addition.When the gas mixture ratio example increased in the plasma, the variation of reduction also and then increased.When reactor ionic medium gas pressure and grid bias power supply increase, the variation of reduction also increases thereupon.
APPLIED MATERIALS P-5000 MXP reactive ion etching device is equipped with a main input power supply, in the plasma pretreatment process, use bias voltage input power supply (power bias input), can be so that the reduction higher density pattern area of low-density pattern area be bigger, therefore available this method is improved the problem of micro-loading.Because photoresist layer 204 is bigger in the reduction of low-density pattern area, the slope of its sidewall becomes less, so when carrying out follow-up manufacture craft, the opening size of the nitride layer 202 of photoresist layer 204 below has more correct size.
In the plasma pretreatment process, accurately control aforementioned affect plasma pretreatment variable quantity, just can control the size of reduction, and can improve the micro-loading phenomenon.
Please refer to Fig. 4, after the plasma pretreatment step, photoresist floor 204 can be greater than the reduction in high density patterns district in the reduction of low Mi Dituanqu.Therefore photoresist layer 204 width in the low-density pattern area are e ', rather than the previous formed width e of plasma pretreatment.
Secondly, please refer to Fig. 5, through after the etching, the micron load effect can occur in the nitride layer 202 of low Mi Dituanqu.With Fig. 1 more as can be known, behind plasma pretreatment step and etching step, the width e of the photoresist layer 204 of low-density pattern area ' can diminish with the width f of nitride layer 202 makes that the width w ' of nitride layer 202 split sheds 208 is identical or close with the A/F w that pattern desire that previous utilization has limited forms.So the A/F w ' among Fig. 5 is identical or close with A/F w among Fig. 3.
When using APLIED MATERALS P-5000 MXP reactive ion etching device to carry out the plasma pretreatment step, the scope that influences each variable quantity of plasma pretreatment is as follows: plasma gas pressure is 50 to 100 milli torrs (millitorr), bias voltage input power supply is 150 to 250 watts, the mixed proportion of oxygen/argon is 1: 8 to 1: 5, and the time of plasma pretreatment step was at least 15 seconds.At plasma gas pressure is 50 milli torrs, bias voltage input power supply is 250 watts, the gas flow of oxygen is 15sccm (Standard Cubic Centimeter Per Minute) in the plasma gas, the gas flow of argon gas is 75sccm, the time of plasma pretreatment step is 30 seconds, can obtain preferred effect.
Influence about plasma gas pressure, can be when pressure is low so that photoresist layer reduction uniformity is better, but when plasma gas pressure is too low, can cause harmful effect to the nitride layer under it, therefore comparatively ideal plasma gas pressure limit is at 50 to 100 milli torrs.
In the conventional method, only use oxygen to be plasma gas, carry out plasma pretreatment.And in the present invention, then being to use oxygen and argon gas is plasma gas.When carrying out plasma pretreatment, can make the low-density pattern area different with the photoresist floor reduction in high density patterns district.
Though the present invention discloses as above in conjunction with a preferred embodiment; but it is not in order to limit the present invention; those skilled in the art can make various changes and retouching without departing from the spirit and scope of the present invention, so protection scope of the present invention should be defined by accompanying Claim.

Claims (13)

1. a method that produces micro-loading when being reduced in nitride etching comprises the following steps:
One substrate is provided;
In this substrate, deposition mononitride layer;
On this nitride layer, deposit a photoresist layer;
Utilize a pattern that has limited, this photoresist layer is exposed and develops;
Carry out a plasma preliminary treatment, in a reactive ion etching reactor, as plasma gas, this photoresist layer is carried out plasma pretreatment, make this photoresist layer produce reduction with oxygen and argon gas; And
With this photoresist layer is a mask, and this nitride layer is carried out etching.
2. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 1, wherein this reactive ion etching reactor assembly comprises bias voltage input supply unit.
3. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 1, wherein the argon gas in the employed plasma gas of this device replaces with nitrogen.
4. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 3, wherein this plasma pretreatment unit comprises bias voltage input supply unit.
5. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 1, wherein the oxygen/argon mixed proportion in the employed plasma gas of this device is 1: 8 to 1: 5.
6. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 2, wherein the bias voltage of this device input power supply is 150 to 250 watts.
7. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 2, wherein the oxygen/argon mixed proportion in the plasma gas that this device used is 1: 8 to 1: 5.
8. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 3, wherein the bias voltage of this device input power supply is 150 to 250 watts.
9. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 3, wherein the oxygen/argon mixed proportion in the employed plasma gas of this device is 1: 8 to 1: 5.
10. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 5, wherein the pretreated time of this plasma is 15 seconds at least.
11. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 5, wherein the gas pressure of this plasma is 50 to 100 milli torrs.
12. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 10, wherein this wherein the gas pressure of this plasma be 50 to 100 milli torrs.
13. the method that produces micro-loading when being reduced in nitride etching as claimed in claim 10, wherein the argon gas in this plasma gas replaces with nitrogen.
CN 98119218 1998-06-18 1998-09-09 Method of reducing the micro load produced during nitride etching Expired - Lifetime CN1103493C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10015998A 1998-06-18 1998-06-18
US100,159 1998-06-18
US100159 1998-06-18

Publications (2)

Publication Number Publication Date
CN1239818A CN1239818A (en) 1999-12-29
CN1103493C true CN1103493C (en) 2003-03-19

Family

ID=22278382

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 98119218 Expired - Lifetime CN1103493C (en) 1998-06-18 1998-09-09 Method of reducing the micro load produced during nitride etching

Country Status (2)

Country Link
CN (1) CN1103493C (en)
TW (1) TW376553B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100444025C (en) * 2004-07-12 2008-12-17 北京北方微电子基地设备工艺研究中心有限责任公司 Photoetching glue correcting method
JP2010283095A (en) * 2009-06-04 2010-12-16 Hitachi Ltd Manufacturing method for semiconductor device
CN102347208B (en) * 2010-08-05 2013-07-24 上海华虹Nec电子有限公司 Method for reducing loading effect of thin film growth in furnace tube
CN102915922B (en) * 2011-08-03 2015-04-22 中芯国际集成电路制造(北京)有限公司 Method for manufacturing semiconductor devices
CN102768955A (en) * 2012-07-03 2012-11-07 上海华力微电子有限公司 Method for forming low-loading-effect thin film
CN118398480A (en) * 2024-06-25 2024-07-26 粤芯半导体技术股份有限公司 MIM preparation process in copper process rear section

Also Published As

Publication number Publication date
CN1239818A (en) 1999-12-29
TW376553B (en) 1999-12-11

Similar Documents

Publication Publication Date Title
US4961820A (en) Ashing method for removing an organic film on a substance of a semiconductor device under fabrication
US4376672A (en) Materials and methods for plasma etching of oxides and nitrides of silicon
US5314575A (en) Etching method and apparatus
US5968844A (en) Method for etching nitride features in integrated circuit construction
US6328848B1 (en) Apparatus for high-resolution in-situ plasma etching of inorganic and metal films
US5514425A (en) Method of forming a thin film
US6004875A (en) Etch stop for use in etching of silicon oxide
EP0439101A2 (en) Dry etching method
US5994234A (en) Method for dry-etching a polycide film
KR19980053144A (en) Method for forming conductive plug in contact hole
CN1103493C (en) Method of reducing the micro load produced during nitride etching
US5807790A (en) Selective i-line BARL etch process
Fukasawa et al. Microloading effect in highly selective SiO2 contact hole etching employing inductively coupled plasma
US5908791A (en) Method of forming a polycide gate of a semiconductor device
US5958793A (en) Patterning silicon carbide films
US5509995A (en) Process for anisotropically etching semiconductor material
KR0144428B1 (en) Method of manufacturing semiconductor device
GB2320613A (en) Interconnect fabrication
Ng et al. Generation of multiple energy bandgaps using a gray mask process and quantum well intermixing
US4892635A (en) Pattern transfer process utilizing multilevel resist structure for fabricating integrated-circuit devices
JPH03291929A (en) Dry etching method
KR100236089B1 (en) Contact hole forming method for semiconductor chip
Peccoud et al. New trends and limits in plasma etching
JPH0864576A (en) Selective process of using hydrocarbon and hydrogen
KR0167289B1 (en) Particle reduction method of dry etching process

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C53 Correction of patent for invention or patent application
CB02 Change of applicant information

Applicant after: Taiwan Semiconductor Manufacturing Co., Ltd.

Applicant before: Shida Integrated Circuit Co., Ltd.

COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: SHIDA INTEGRATED CIRCUIT CO., LTD. TO: TAIWAN SEMICONDUCTOR MFG

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1053667

Country of ref document: HK

CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20030319