[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN118332980A - Three-level coverage point type function coverage rate collection method for multifunctional IP core - Google Patents

Three-level coverage point type function coverage rate collection method for multifunctional IP core Download PDF

Info

Publication number
CN118332980A
CN118332980A CN202410756048.9A CN202410756048A CN118332980A CN 118332980 A CN118332980 A CN 118332980A CN 202410756048 A CN202410756048 A CN 202410756048A CN 118332980 A CN118332980 A CN 118332980A
Authority
CN
China
Prior art keywords
coverage
points
function
level
point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202410756048.9A
Other languages
Chinese (zh)
Inventor
隋金雪
马明远
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Technology and Business University
Original Assignee
Shandong Technology and Business University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong Technology and Business University filed Critical Shandong Technology and Business University
Priority to CN202410756048.9A priority Critical patent/CN118332980A/en
Publication of CN118332980A publication Critical patent/CN118332980A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/32Circuit design at the digital level
    • G06F30/33Design verification, e.g. functional simulation or model checking
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00Details relating to the type of the circuit
    • G06F2115/08Intellectual property [IP] blocks or IP cores

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

本发明属于软件验证技术领域,具体涉及面向多功能IP核的三级覆盖点式功能覆盖率收集方法,步骤包括:对待收集的IP核进行配置数据读取,收集覆盖率功能数据,判断所需要覆盖的功能是否已经覆盖到;对传入的寄存器数据配置以及相关用例进行单个建仓,视为第一级覆盖点,命名为功能级覆盖点;对功能级覆盖点进行分析,建立第二级的交叉覆盖点;建立第三级组合级覆盖点;进行用例回归和覆盖率收集;查看功能覆盖率的收集情况并分析未覆盖到的功能组合,编写定向用例回归收集覆盖率,实现对IP核设计功能的全覆盖。本发明能够实现对卷积神经网络硬件加速器的功能覆盖率收集,规范化功能覆盖率收集步骤,提高功能覆盖率所涉及的功能组合的完备性。

The present invention belongs to the field of software verification technology, and specifically relates to a three-level coverage point function coverage collection method for a multifunctional IP core, the steps of which include: reading the configuration data of the IP core to be collected, collecting coverage function data, and judging whether the functions to be covered have been covered; building a single position for the incoming register data configuration and related use cases, which are regarded as the first-level coverage points and named as function-level coverage points; analyzing the function-level coverage points, establishing the second-level cross coverage points; establishing the third-level combination-level coverage points; performing use case regression and coverage collection; checking the collection of function coverage and analyzing the uncovered function combinations, writing directional use case regression to collect coverage, and realizing full coverage of IP core design functions. The present invention can realize the function coverage collection of convolutional neural network hardware accelerators, standardize the function coverage collection steps, and improve the completeness of the function combinations involved in the function coverage.

Description

面向多功能IP核的三级覆盖点式功能覆盖率收集方法A three-level coverage point functional coverage collection method for multifunctional IP cores

技术领域Technical Field

本发明属于软件验证技术领域,具体涉及面向多功能IP核的三级覆盖点式功能覆盖率收集方法。The invention belongs to the technical field of software verification, and in particular relates to a three-level coverage point type function coverage collection method for a multi-functional IP core.

背景技术Background technique

随着芯片行业的蓬勃发展,为满足当今社会智能化的发展,各半导体公司设计出许多功能复杂的AI芯片的IP核,这些AI芯片内核往往功能繁多,在验证方面,验证方法学蓬勃发展,在验证领域提出了一套从芯片规格分析、验证点分解到平台搭建的完整验证流程,以确保验证的芯片功能的正确性。但是在众多的验证方法学中,包括主流的UVM验证方法学在内,少有提及功能覆盖率文件如何搭建才能更为完备的收集功能覆盖率,如何才能解决单个功能、两功能之间、多功能组合等问题上的功能覆盖不遗漏的问题。With the vigorous development of the chip industry, in order to meet the development of intelligence in today's society, various semiconductor companies have designed many IP cores of AI chips with complex functions. These AI chip cores often have many functions. In terms of verification, verification methodology has flourished. In the field of verification, a complete verification process from chip specification analysis, verification point decomposition to platform construction has been proposed to ensure the correctness of the verified chip functions. However, among the many verification methodologies, including the mainstream UVM verification methodology, there are few references to how to build a functional coverage file to more completely collect functional coverage, and how to solve the problem of functional coverage without omissions in single functions, between two functions, and multi-function combinations.

在功能覆盖率的设计上,以卷积神经网络硬件加速器为例,此IP内核功能上包含卷积、池化、激活、填充等功能的执行与否;输出方式上又包含了广播输出和非广播输出,是否输出到存储单元,是否输出到计算单元等;卷积和池化两个功能又涉及到卷积核面积大小与步长、滑动窗口的大小与步长;在输入上,涉及到边界值覆盖率等。功能覆盖率不但要收集单个功能的覆盖与否,而且还要收集多功能之间组合的所有可能,才能保障设计的IP的完备性。但是当前缺少一种复杂IP的功能覆盖率收集的规范化、步骤化的收集方法,例如,按覆盖点(coverpoint)内部的一个功能仓(bin)算一种组合,卷积神经网络硬件加速器这个IP就会有近5万余种功能组合(根据验证人员覆盖率模型搭建情况会有变化),穷举收集每个组合是不可想象的。In the design of functional coverage, taking the convolutional neural network hardware accelerator as an example, the IP core functions include whether the convolution, pooling, activation, padding and other functions are executed or not; the output mode includes broadcast output and non-broadcast output, whether to output to the storage unit, whether to output to the computing unit, etc.; the two functions of convolution and pooling involve the size and step length of the convolution kernel area, the size and step length of the sliding window; in terms of input, it involves boundary value coverage, etc. Functional coverage not only collects whether a single function is covered or not, but also collects all possible combinations between multiple functions to ensure the completeness of the designed IP. However, there is currently a lack of a standardized and step-by-step collection method for the functional coverage of complex IPs. For example, if a function bin inside the coverpoint is counted as a combination, the convolutional neural network hardware accelerator IP will have nearly 50,000 functional combinations (which will vary depending on the coverage model built by the verification personnel), and it is unimaginable to exhaustively collect each combination.

发明内容Summary of the invention

根据以上现有技术中的不足,本发明提供了面向多功能IP核的三级覆盖点式功能覆盖率收集方法,能够实现对卷积神经网络硬件加速器的功能覆盖率收集,规范化功能覆盖率收集步骤,提高功能覆盖率所涉及的功能组合的完备性。In view of the above deficiencies in the prior art, the present invention provides a three-level coverage point functional coverage collection method for multi-functional IP cores, which can realize the functional coverage collection of convolutional neural network hardware accelerators, standardize the functional coverage collection steps, and improve the completeness of the functional combinations involved in the functional coverage.

为达到以上目的,本发明提供了面向多功能IP核的三级覆盖点式功能覆盖率收集方法,包括以下步骤:To achieve the above objectives, the present invention provides a three-level coverage point function coverage collection method for a multifunctional IP core, comprising the following steps:

S1、对待收集的IP核进行配置数据读取,根据寄存器数据配置与相关用例,收集覆盖率功能数据,判断所需要覆盖的功能是否已经覆盖到,并将寄存器数据传递给功能覆盖率模型(即为通过S2-S4步骤后建立的三级覆盖点式模型);S1. Read the configuration data of the IP core to be collected, collect coverage function data according to the register data configuration and related use cases, determine whether the functions to be covered have been covered, and pass the register data to the functional coverage model (that is, the three-level coverage point model established after S2-S4 steps);

S2、对传入的寄存器数据配置以及相关用例进行单个建仓,视为第一级覆盖点,命名为功能级覆盖点;S2. A single position is built for the incoming register data configuration and related use cases, which are regarded as the first-level coverpoints and named as function-level coverpoints;

S3、对功能级覆盖点进行分析,将有关联的功能级覆盖点组合,进行覆盖点交叉,将剩余的无关联覆盖点随机交叉组合,共同组成第二级的交叉覆盖点,命名为关联级覆盖点;S3, analyzing the function-level coverage points, combining the related function-level coverage points, performing coverage point crossover, and randomly crossovering the remaining unrelated coverage points to form the second-level crossover coverage points, which are named as related-level coverage points;

S4、建立第三级组合级覆盖点,将所有关联级覆盖点进行交叉组合,实现对IP核功能所有组合的覆盖率收集;S4. Establish the third-level combination-level coverage points, cross-combine all the association-level coverage points, and collect the coverage of all combinations of IP core functions;

S5、进行用例回归和覆盖率收集;S5. Perform use case regression and coverage collection;

S6、查看功能覆盖率的收集情况并分析未覆盖到的功能组合,利用未覆盖到的功能组合相互之间的特点和关联级覆盖点的随机次数,编写定向用例回归收集覆盖率,实现对IP核设计功能的全覆盖。S6. Check the collection of functional coverage and analyze the uncovered functional combinations. Use the characteristics of the uncovered functional combinations and the random number of associated level coverage points to write a directed use case regression to collect coverage and achieve full coverage of the IP core design functions.

所述的S1中,配置数据读取在UVM验证平台的对比模型或寄存器模型中进行。这是对三级覆盖点式的功能覆盖率模型的数据信息准备,是功能覆盖率模型建仓的前期工作准备。In the described S1, the configuration data is read in the comparison model or register model of the UVM verification platform. This is the data information preparation for the three-level coverage point type functional coverage model, which is the preliminary work preparation for the functional coverage model to build a warehouse.

所述的S2中,建仓为在覆盖点内建立使能仓,使能仓用于收集功能覆盖率,对于功能单一的覆盖点,整个覆盖点仅需建立一个使能仓,对于多功能的覆盖点,在覆盖点内对应建立多个使能仓。In the above S2, building a warehouse is to establish an enabling warehouse in the coverage point, and the enabling warehouse is used to collect functional coverage. For a coverage point with a single function, only one enabling warehouse needs to be established for the entire coverage point. For a coverage point with multiple functions, multiple enabling warehouses are correspondingly established in the coverage point.

所述的S2中,功能级覆盖点包括:In S2, the function-level coverage points include:

输入特征值覆盖点,包括边界值仓、边界内侧值仓、中间值仓;输出特征值覆盖点,包括边界值仓、边界内侧值仓、中间值仓;卷积使能覆盖点;卷积模式覆盖点;卷积核面积覆盖点,包括1*1仓、2*2仓、3*3仓、5*5仓;卷积核步长覆盖点,包括步长1仓、步长2仓、步长3仓、步长5仓;激活函数使能覆盖点;激活函数模式覆盖点;池化使能覆盖点;池化模式覆盖点;滑动窗口面积覆盖点;滑动窗口步长覆盖点;填充使能覆盖点;填充大小覆盖点;输出模式覆盖点,包括非广播无输出存储仓、广播有输出存储仓;计算单元覆盖点;存储单元覆盖点。Input eigenvalue coverage points, including boundary value bins, inner boundary value bins, and intermediate value bins; output eigenvalue coverage points, including boundary value bins, inner boundary value bins, and intermediate value bins; convolution enable coverage points; convolution mode coverage points; convolution kernel area coverage points, including 1*1 bins, 2*2 bins, 3*3 bins, and 5*5 bins; convolution kernel step coverage points, including step 1 bin, step 2 bins, step 3 bins, and step 5 bins; activation function enable coverage points; activation function mode coverage points; pooling enable coverage points; pooling mode coverage points; sliding window area coverage points; sliding window step coverage points; padding enable coverage points; padding size coverage points; output mode coverage points, including non-broadcast non-output storage bins and broadcast output storage bins; computing unit coverage points; storage unit coverage points.

功能级覆盖点根据具体IP核设计功能的不同,可以在上述基础上进一步进行扩展。Functional-level coverage points can be further expanded on the above basis according to the specific IP core design functions.

所述的S3中,关联级覆盖点经由分析功能级覆盖点的功能组建而成,将相互关联的功能级覆盖点交叉组合,在分析并交叉组合完成所有相互关联的功能级覆盖点之后,剩余的都互不相关的功能级覆盖点组成一组,将其中的功能级覆盖点随机交叉组合。In the S3 described above, the association-level coverage points are formed by analyzing the functions of the function-level coverage points, and the mutually related function-level coverage points are cross-combined. After all the mutually related function-level coverage points are analyzed and cross-combined, the remaining unrelated function-level coverage points are formed into a group, and the function-level coverage points therein are randomly cross-combined.

在分析功能级覆盖点之间的相互关联时,如果某个或某几个功能级覆盖点的功能,是基于另一个功能级覆盖点才能实现的,则判定为这些功能级覆盖点相互关联。When analyzing the mutual correlation between function-level cover points, if the functions of one or several function-level cover points can only be realized based on another function-level cover point, then these function-level cover points are determined to be mutually correlated.

所述的S3和S4中,对功能级覆盖点和关联级覆盖点设置权重。如果权重设置为0,则只建仓不收集覆盖率,例如,大部分的“功能级”覆盖点权重可以设置为0,因为第二级的关联级覆盖点会将原本的功能级覆盖点所建立的仓再收集一遍,因此无需在底层收集覆盖率。In S3 and S4, weights are set for function-level coverage points and association-level coverage points. If the weight is set to 0, only bins are built without collecting coverage. For example, the weights of most "function-level" coverage points can be set to 0, because the second-level association-level coverage points will collect the bins built by the original function-level coverage points again, so there is no need to collect coverage at the bottom layer.

本发明中涉及到的分析计算可以通过电子设备执行,电子设备包括存储器、处理器及存储在存储器上并可在处理器上运行的计算机程序,通过处理器执行程序实现上述的算法。The analysis and calculation involved in the present invention can be performed by an electronic device, which includes a memory, a processor, and a computer program stored in the memory and executable on the processor, and the above algorithm is implemented by executing the program by the processor.

本发明所具有的有益效果是:The beneficial effects of the present invention are:

本发明可以实现对卷积神经网络硬件加速器或者其它大型IP的功能覆盖率收集,建立了规范化功能覆盖率收集步骤,使其功能间组合更为条理,提高了功能覆盖率所涉及的功能组合的完备性,随机用例运行一段时间后查看覆盖率收集情况,根据功能覆盖率的收集情况与覆盖次数等信息,对回归次数少的功能组合使用单独定向用例收集,从而实现对所设计IP功能的全覆盖,解决了完全随机、盲目随机却难以收集到某功能组合的窘境,减少了功能回归耗时。The present invention can realize the function coverage collection of convolutional neural network hardware accelerators or other large IPs, establishes a standardized function coverage collection step, makes the combination between functions more organized, improves the completeness of the function combination involved in the function coverage, checks the coverage collection status after the random use case runs for a period of time, and uses separate directional use cases to collect function combinations with a small number of regressions based on the collection status of the function coverage and the number of coverages, thereby achieving full coverage of the designed IP functions, solving the dilemma of being difficult to collect a certain function combination in completely random or blind randomness, and reducing the time consumption of function regression.

在缩短时间方面,本发明“关联级”的覆盖点的随机次数情况可以极大反映未随机到的组合之间共同的特点,编写定向用例覆盖,节省无目的随机时间,同时兼顾了用例回归测试时间,缩短了整个验证工作过程中功能覆盖率收集到100%的时间。In terms of shortening the time, the random number of coverage points at the "association level" of the present invention can greatly reflect the common characteristics of the combinations that are not randomly selected, write targeted use case coverage, save aimless random time, and take into account the use case regression test time, shortening the time for collecting 100% functional coverage in the entire verification process.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

图1是本发明配置数据读取的原理图;FIG1 is a schematic diagram of configuration data reading of the present invention;

图2是本发明的流程原理图;Fig. 2 is a schematic diagram of the process of the present invention;

图3是本发明实施例的层级关系图。FIG. 3 is a hierarchical relationship diagram of an embodiment of the present invention.

具体实施方式Detailed ways

下面结合附图对本发明的实施例做进一步描述:如图2所示,面向多功能IP核的三级覆盖点式功能覆盖率收集方法,包括以下步骤:The embodiment of the present invention is further described below in conjunction with the accompanying drawings: As shown in FIG2 , a three-level coverage point function coverage collection method for a multifunctional IP core includes the following steps:

S1、对待收集的IP核进行配置数据读取,根据寄存器数据配置与相关用例,收集覆盖率功能数据,判断所需要覆盖的功能是否已经覆盖到,并将寄存器数据传递给功能覆盖率模型;S1. Read the configuration data of the IP core to be collected, collect coverage function data according to the register data configuration and related use cases, determine whether the functions to be covered have been covered, and pass the register data to the functional coverage model;

S2、对传入的寄存器数据配置以及相关用例进行单个建仓,视为第一级覆盖点,命名为功能级覆盖点;S2. A single position is built for the incoming register data configuration and related use cases, which are regarded as the first-level coverpoints and named as function-level coverpoints;

S3、对功能级覆盖点进行分析,将有关联的功能级覆盖点组合,进行覆盖点交叉,将剩余的无关联覆盖点随机交叉组合,共同组成第二级的交叉覆盖点,命名为关联级覆盖点;S3, analyzing the function-level coverage points, combining the related function-level coverage points, performing coverage point crossover, and randomly crossovering the remaining unrelated coverage points to form the second-level crossover coverage points, which are named as related-level coverage points;

S4、建立第三级组合级覆盖点,将所有关联级覆盖点进行交叉组合,实现对IP核功能所有组合的覆盖率收集;S4. Establish the third-level combination-level coverage points, cross-combine all the association-level coverage points, and collect the coverage of all combinations of IP core functions;

S5、进行用例回归和覆盖率收集;S5. Perform use case regression and coverage collection;

S6、查看功能覆盖率的收集情况并分析未覆盖到的功能组合,利用未覆盖到的功能组合相互之间的特点和关联级覆盖点的随机次数,编写定向用例回归收集覆盖率,直至功能覆盖率收集到100%时结束,实现对IP核设计功能的全覆盖。S6. Check the collection of functional coverage and analyze the uncovered functional combinations. Use the characteristics of the uncovered functional combinations and the random number of associated-level coverage points to write a directed use case regression to collect coverage until the functional coverage reaches 100%, thus achieving full coverage of the IP core design functions.

如图1所示,S1中,配置数据读取在UVM验证平台的对比模型或寄存器模型中进行,图1中,功能覆盖率模型简称为覆盖率模型,接口即为数据接口,用于数据的传输或者通信。As shown in FIG. 1 , in S1 , configuration data is read in a comparison model or a register model of the UVM verification platform. In FIG. 1 , the functional coverage model is referred to as a coverage model, and the interface is a data interface for data transmission or communication.

S2中,建仓为在覆盖点内建立使能仓,使能仓用于收集功能覆盖率,对于功能单一的覆盖点,整个覆盖点仅需建立一个使能仓,对于多功能的覆盖点,在覆盖点内对应建立多个使能仓。In S2, building a warehouse is to establish an enabling warehouse within the coverage point. The enabling warehouse is used to collect functional coverage. For a coverage point with a single function, only one enabling warehouse needs to be established for the entire coverage point. For a coverage point with multiple functions, multiple enabling warehouses are established within the coverage point.

S2中,功能级覆盖点包括:In S2, function-level coverage points include:

输入特征值覆盖点,包括边界值仓、边界内侧值仓、中间值仓;输出特征值覆盖点,包括边界值仓、边界内侧值仓、中间值仓;卷积使能覆盖点;卷积模式覆盖点;卷积核面积覆盖点,包括1*1仓、2*2仓、3*3仓、5*5仓;卷积核步长覆盖点,包括步长1仓、步长2仓、步长3仓、步长5仓;激活函数使能覆盖点;激活函数模式覆盖点;池化使能覆盖点;池化模式覆盖点;滑动窗口面积覆盖点;滑动窗口步长覆盖点;填充使能覆盖点;填充大小覆盖点;输出模式覆盖点,包括非广播无输出存储仓、广播有输出存储仓;计算单元覆盖点;存储单元覆盖点。Input eigenvalue coverage points, including boundary value bins, inner boundary value bins, and intermediate value bins; output eigenvalue coverage points, including boundary value bins, inner boundary value bins, and intermediate value bins; convolution enable coverage points; convolution mode coverage points; convolution kernel area coverage points, including 1*1 bins, 2*2 bins, 3*3 bins, and 5*5 bins; convolution kernel step coverage points, including step 1 bin, step 2 bins, step 3 bins, and step 5 bins; activation function enable coverage points; activation function mode coverage points; pooling enable coverage points; pooling mode coverage points; sliding window area coverage points; sliding window step coverage points; padding enable coverage points; padding size coverage points; output mode coverage points, including non-broadcast non-output storage bins and broadcast output storage bins; computing unit coverage points; storage unit coverage points.

S3中,关联级覆盖点经由分析功能级覆盖点的功能组建而成,将相互关联的功能级覆盖点交叉组合,在分析并交叉组合完成所有相互关联的功能级覆盖点之后,剩余的都互不相关的功能级覆盖点组成一组,将其中的功能级覆盖点随机交叉组合。In S3, association-level coverage points are formed by analyzing the functions of function-level coverage points, and the mutually related function-level coverage points are cross-combined. After analyzing and cross-combining all mutually related function-level coverage points, the remaining unrelated function-level coverage points are grouped together, and the function-level coverage points therein are randomly cross-combined.

在分析功能级覆盖点之间的相互关联时,如果某个或某几个功能级覆盖点的功能,是基于另一个功能级覆盖点才能实现的,则判定为这些功能级覆盖点相互关联。When analyzing the mutual correlation between function-level cover points, if the functions of one or several function-level cover points can only be realized based on another function-level cover point, then these function-level cover points are determined to be mutually correlated.

同时,在分析过程中,关联性也可以进一步分为强相关、弱相关和互不相关。At the same time, during the analysis process, correlation can be further divided into strong correlation, weak correlation and no correlation.

S3和S4中,对功能级覆盖点和关联级覆盖点设置权重。In S3 and S4, weights are set for function-level cover points and association-level cover points.

如图3所示,在一个简化的覆盖率收集过程中,功能级覆盖点包括了:As shown in Figure 3, in a simplified coverage collection process, function-level coverage points include:

卷积使能覆盖点、卷积模式覆盖点、卷积核面积覆盖点、卷积核步长覆盖点;Convolution enable coverage point, convolution mode coverage point, convolution kernel area coverage point, convolution kernel step size coverage point;

池化使能覆盖点、池化模式覆盖点、滑动窗口面积覆盖点、滑动窗口步长覆盖点;Pooling enabled coverage points, pooling mode coverage points, sliding window area coverage points, sliding window step size coverage points;

输出模式覆盖点、计算单元覆盖点、存储单元覆盖点;Output mode coverage points, calculation unit coverage points, storage unit coverage points;

激活函数使能(激活使能)覆盖点、激活函数模式(激活模式)覆盖点、填充使能覆盖点(图3中为填充1和填充2,即为有同类的两个填充使能覆盖点,用1和2区分)。Activation function enabled (activation enabled) coverpoint, activation function mode (activation mode) coverpoint, fill enabled coverpoint (fill 1 and fill 2 in Figure 3, that is, two fill enabled coverpoints of the same type, distinguished by 1 and 2).

其中,卷积核面积覆盖点包括1*1仓、2*2仓、3*3仓、5*5仓(图3中的bin即为仓)。Among them, the convolution kernel area coverage points include 1*1 bin, 2*2 bin, 3*3 bin, and 5*5 bin (the bin in Figure 3 is the bin).

在对功能级覆盖点进行分析时,对于卷积使能覆盖点、卷积模式覆盖点、卷积核面积覆盖点、卷积核步长覆盖点,只有在卷积使能覆盖点内的使能仓条件有效时,卷积模式覆盖点、卷积核面积覆盖点、卷积核步长覆盖点内的使能仓才会收集到相关功能的覆盖率,因此这四个覆盖点进行交叉组合形成关联级覆盖点,并且只在卷积使能覆盖点使能仓有效时,收集其他三个覆盖点中的功能仓交叉覆盖率,如果卷积使能覆盖点未使能仓有效时,利用ignore_bins指令忽视掉其他三个覆盖点内部的使能仓组合。When analyzing the function-level coverage points, for the convolution enable coverage points, convolution mode coverage points, convolution kernel area coverage points, and convolution kernel step coverage points, only when the enable bin conditions in the convolution enable coverage points are valid, the enable bins in the convolution mode coverage points, convolution kernel area coverage points, and convolution kernel step coverage points will collect the coverage of related functions. Therefore, these four coverage points are cross-combined to form association-level coverage points, and only when the enable bin of the convolution enable coverage point is valid, the function bin cross coverage in the other three coverage points is collected. If the convolution enable coverage point does not have an enable bin valid, the ignore_bins instruction is used to ignore the enable bin combination in the other three coverage points.

同理的,池化使能覆盖点、池化模式覆盖点、滑动窗口面积覆盖点、滑动窗口步长覆盖点只有在池化使能覆盖点内部使能仓条件成立的情况下,后三个覆盖点才可以收集覆盖率,由此将这4个功能级覆盖点进行交叉组合形成关联级覆盖点。Similarly, the pooling-enabled coverage points, pooling-mode coverage points, sliding window area coverage points, and sliding window step coverage points can only collect coverage when the enabling bin conditions inside the pooling-enabled coverage points are met. Thus, these four function-level coverage points are cross-combined to form association-level coverage points.

输出模式覆盖点、计算单元覆盖点、存储单元覆盖点交叉组合形成关联级覆盖点。Output mode coverage points, computation unit coverage points, and storage unit coverage points are cross-combined to form association-level coverage points.

激活函数使能覆盖点、激活函数模式覆盖点、填充使能覆盖点为弱相关项(即为图3中的弱关联项),同样交叉组合形成关联级覆盖点。The activation function enabled coverage points, activation function pattern coverage points, and padding enabled coverage points are weakly related items (i.e., the weakly associated items in Figure 3), and are also cross-combined to form association-level coverage points.

在完成关联级覆盖点的确定后,将所有关联级覆盖点进行交叉组合建立形成组合级覆盖点,实现对IP核功能所有组合的覆盖率收集。After the association-level coverage points are determined, all association-level coverage points are cross-combined to form combination-level coverage points, thereby collecting coverage for all combinations of IP core functions.

Claims (7)

1. The three-level coverage point type function coverage rate collection method for the multifunctional IP core is characterized by comprising the following steps of:
S1, reading configuration data of IP cores to be collected, collecting coverage rate function data according to register data configuration and related use cases, judging whether functions to be covered are covered or not, and transmitting the register data to a function coverage rate model;
s2, carrying out single bin building on the input register data configuration and related use cases, and regarding the single bin building as a first-stage coverage point, and naming the first-stage coverage point as a functional-stage coverage point;
S3, analyzing the functional level coverage points, combining the correlated functional level coverage points, intersecting the coverage points, randomly intersecting the remaining unassociated coverage points, and jointly forming a second-level intersecting coverage point which is named as a correlated level coverage point;
s4, establishing third-level combination level coverage points, and carrying out cross combination on all the associated level coverage points to realize coverage rate collection of all combinations of IP core functions;
s5, carrying out use case regression and coverage rate collection;
S6, checking the collection condition of the function coverage rate, analyzing the uncovered function combinations, and compiling the directional use case regression collection coverage rate by utilizing the characteristics of the uncovered function combinations and the random times of the association-level coverage points so as to realize the full coverage of the IP core design function.
2. The three-level coverage point type function coverage rate collection method for a multifunctional IP core according to claim 1, wherein: in the step S1, the configuration data reading is performed in a comparison model or a register model of the UVM verification platform.
3. The three-level coverage point type function coverage rate collection method for a multifunctional IP core according to claim 1, wherein: in the step S2, the bin is built in order to build an enabling bin in the coverage point, the enabling bin is used for collecting the coverage rate of the function, for the coverage point with single function, the whole coverage point only needs to build one enabling bin, and for the coverage point with multiple functions, a plurality of enabling bins are correspondingly built in the coverage point.
4. The three-level coverage point type function coverage rate collection method for a multifunctional IP core according to claim 3, wherein: in the step S2, the function level coverage point includes:
Inputting a characteristic value coverage point, wherein the characteristic value coverage point comprises a boundary value bin, a boundary inner side value bin and an intermediate value bin; outputting a characteristic value coverage point, wherein the characteristic value coverage point comprises a boundary value bin, a boundary inner side value bin and an intermediate value bin; convolution enables coverage points; convolutionally pattern coverage points; the convolution kernel area coverage points comprise 1*1 bins, 2 x 2 bins, 3*3 bins and 5*5 bins; the step coverage point of the convolution kernel comprises a step 1 bin, a step 2 bin, a step 3 bin and a step 5 bin; activating a function-enabled overlay point; activating function mode coverage points; pooling enabling overlay points; pooling pattern coverage points; sliding window area coverage points; sliding window step coverage points; filling the enabling overlay points; filling size coverage points; the output mode coverage point comprises a non-broadcast non-output storage bin and a broadcast output storage bin; calculating a unit coverage point; the memory cells cover the dots.
5. The three-level coverage point type function coverage rate collection method for a multifunctional IP core according to claim 1, wherein: in the step S3, the relevant level coverage points are formed by analyzing the functions of the functional level coverage points, the relevant functional level coverage points are combined in a crossing way, after all the relevant functional level coverage points are analyzed and combined in a crossing way, the rest functional level coverage points which are not relevant to each other form a group, and the functional level coverage points are combined in a random crossing way.
6. The three-level coverage point type function coverage rate collection method for a multifunctional IP core according to claim 5, wherein: in analyzing the interrelation between the function level coverage points, if the function of one or several function level coverage points is realized based on another function level coverage point, it is determined that the function level coverage points are interrelated.
7. The three-level coverage point type function coverage rate collection method for a multifunctional IP core according to claim 1, wherein: in the S3 and S4, weights are set for the function-level coverage points and the association-level coverage points.
CN202410756048.9A 2024-06-13 2024-06-13 Three-level coverage point type function coverage rate collection method for multifunctional IP core Pending CN118332980A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202410756048.9A CN118332980A (en) 2024-06-13 2024-06-13 Three-level coverage point type function coverage rate collection method for multifunctional IP core

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202410756048.9A CN118332980A (en) 2024-06-13 2024-06-13 Three-level coverage point type function coverage rate collection method for multifunctional IP core

Publications (1)

Publication Number Publication Date
CN118332980A true CN118332980A (en) 2024-07-12

Family

ID=91782864

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202410756048.9A Pending CN118332980A (en) 2024-06-13 2024-06-13 Three-level coverage point type function coverage rate collection method for multifunctional IP core

Country Status (1)

Country Link
CN (1) CN118332980A (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103530216A (en) * 2013-10-12 2014-01-22 江苏华丽网络工程有限公司 PCIE verification method based on UVM
US20190050516A1 (en) * 2017-08-11 2019-02-14 Synopsys, Inc. Unified functional coverage and synthesis flow for formal verification and emulation
CN109711057A (en) * 2018-12-28 2019-05-03 深圳忆联信息系统有限公司 A kind of method and its system for proofing chip environment completeness
CN110046387A (en) * 2019-03-14 2019-07-23 广东工业大学 A kind of SM2 module verification platform and verification method based on UVM
CN112560390A (en) * 2020-12-23 2021-03-26 海光信息技术股份有限公司 Method, device and equipment for automatically generating ignore bin in cross coverage point
CN112596966A (en) * 2020-12-17 2021-04-02 海光信息技术股份有限公司 Chip verification method, device, equipment and storage medium
CN112613257A (en) * 2020-12-30 2021-04-06 海光信息技术股份有限公司 Verification method, verification device, electronic equipment and computer-readable storage medium
US11055458B1 (en) * 2020-06-11 2021-07-06 Xilinx, Inc. Functional coverage of designs using transition bins and cross coverage
CN114546749A (en) * 2022-02-27 2022-05-27 山东云海国创云计算装备产业创新中心有限公司 Chip random test case regression method, device, equipment and readable medium
CN114780423A (en) * 2022-04-29 2022-07-22 山东云海国创云计算装备产业创新中心有限公司 Method, system and device for converging code coverage rate
CN115544984A (en) * 2022-09-23 2022-12-30 昆仑芯(北京)科技有限公司 Method, apparatus, device and medium for generating coverage group in integrated circuit verification environment
CN115952762A (en) * 2022-12-12 2023-04-11 爱芯元智半导体(上海)有限公司 Method, device and system for detecting coverage rate of chip simulation function

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103530216A (en) * 2013-10-12 2014-01-22 江苏华丽网络工程有限公司 PCIE verification method based on UVM
US20190050516A1 (en) * 2017-08-11 2019-02-14 Synopsys, Inc. Unified functional coverage and synthesis flow for formal verification and emulation
CN109711057A (en) * 2018-12-28 2019-05-03 深圳忆联信息系统有限公司 A kind of method and its system for proofing chip environment completeness
CN110046387A (en) * 2019-03-14 2019-07-23 广东工业大学 A kind of SM2 module verification platform and verification method based on UVM
US11055458B1 (en) * 2020-06-11 2021-07-06 Xilinx, Inc. Functional coverage of designs using transition bins and cross coverage
CN112596966A (en) * 2020-12-17 2021-04-02 海光信息技术股份有限公司 Chip verification method, device, equipment and storage medium
CN112560390A (en) * 2020-12-23 2021-03-26 海光信息技术股份有限公司 Method, device and equipment for automatically generating ignore bin in cross coverage point
CN112613257A (en) * 2020-12-30 2021-04-06 海光信息技术股份有限公司 Verification method, verification device, electronic equipment and computer-readable storage medium
CN114546749A (en) * 2022-02-27 2022-05-27 山东云海国创云计算装备产业创新中心有限公司 Chip random test case regression method, device, equipment and readable medium
CN114780423A (en) * 2022-04-29 2022-07-22 山东云海国创云计算装备产业创新中心有限公司 Method, system and device for converging code coverage rate
CN115544984A (en) * 2022-09-23 2022-12-30 昆仑芯(北京)科技有限公司 Method, apparatus, device and medium for generating coverage group in integrated circuit verification environment
CN115952762A (en) * 2022-12-12 2023-04-11 爱芯元智半导体(上海)有限公司 Method, device and system for detecting coverage rate of chip simulation function

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
MINGYUAN MA等: "Design of a Three-Level Cross-Verification Coverage Model for Complex IP Verification", 《EITCE \'23: PROCEEDINGS OF THE 2023 7TH INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION TECHNOLOGY AND COMPUTER ENGINEERING》, 17 April 2024 (2024-04-17), pages 1428 *
王肖成 等: "覆盖率驱动的APB_I2C IP核的验证和实现", 《微处理机 》, 30 June 2023 (2023-06-30), pages 1 - 5 *

Similar Documents

Publication Publication Date Title
Audemard et al. A SAT based approach for solving formulas over boolean and linear mathematical propositions
KR102061987B1 (en) Risk Assessment Method and System
Kuh et al. Recent advances in VLSI layout
CN113779924B (en) Wiring optimization method and device, storage medium and terminal for superconducting integrated circuits
CN110110529B (en) A method for mining key nodes in software network based on complex network
US20060184468A1 (en) Automatic test program generation using extended conditional constraint satisfaction
CN114492770B (en) Brain-like calculation chip mapping method oriented to cyclic pulse neural network
CN117669046A (en) A data integration method and system for intelligent decision-making in automobile assembly processes
JP4629682B2 (en) Efficient modeling method for embedded memory in finite memory test
CN103678123B (en) One is applicable to processor system single-particle soft error tender spots recognition methods
US9471733B1 (en) Solving a circuit network in multicore or distributed computing environment
CN112560213B (en) System modeling method and system based on model systems engineering and hypernetwork theory
CN118332980A (en) Three-level coverage point type function coverage rate collection method for multifunctional IP core
Tan Symbolic analysis of analog circuits by boolean logic operations
Zhang et al. Simulation and satisfiability in logic synthesis
CN118468971A (en) Network structure optimization method, medium and equipment based on excitation load parameter screening
CN117371371A (en) Circuit gate level logic simulation method, device, computer equipment and storage medium
CN114691459B (en) A software system aging prediction method and system
CN114297063B (en) Method and system for automated formal modeling and verification of source code
CN109685308A (en) A kind of complication system critical path appraisal procedure and system
Tibebu et al. Augmenting all solution SAT solving for circuits with structural information
Silva et al. Quantitative relational modelling with QAlloy
KR20230145329A (en) Structural analysis to determine fault types in safety-related logic
CN115935274A (en) Training method, device, equipment and storage medium for reselling behavior recognition model
Tian et al. Parallel program testing based on critical communication and branch transformation

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20240712