CN1180474C - Chip package structre and its substrate board - Google Patents
Chip package structre and its substrate board Download PDFInfo
- Publication number
- CN1180474C CN1180474C CNB021232326A CN02123232A CN1180474C CN 1180474 C CN1180474 C CN 1180474C CN B021232326 A CNB021232326 A CN B021232326A CN 02123232 A CN02123232 A CN 02123232A CN 1180474 C CN1180474 C CN 1180474C
- Authority
- CN
- China
- Prior art keywords
- power supply
- chip
- supply area
- core power
- substrate plate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Structure Of Printed Boards (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
The present invention discloses a chip packaging structure and a substrate plate in the structure. The power supply zones of the power supply pin positions of the core parts of all control units used for connecting crystal particles are at least divided into two parts, and at least pi-shaped filter is used for isolating the different power supply zones of the substrate plate so as to prevent the mutual interference of noise, so that a chip can work more stably. In addition, the pi-shaped filter is arranged at a connecting corner between two sides of the substrate plate, so that the circuit layout of the substrate plate can be completed more easily.
Description
Technical field
The present invention relates to a kind of semiconductor package, and particularly relevant for the substrate plate in a kind of chip-packaging structure and the structure.
Background technology
The evolution of semiconductor fabrication techniques now is at a tremendous pace, therefore, integrated circuit (the Integrated Circuit that uses the semiconductor fabrication techniques manufacturing to form, abbreviation IC) evolution of integration is also by Small Scale Integration (Small Scale Integration, abbreviation SSI), large scale integrated circuit (Large Scale Integration, be called for short LSI), so that luxuriant be the great scale integrated circuit (Ultra-Large Scale Integration, abbreviation ULSI) of main flow.No matter the purposes of these circuit why, it normally uses semiconductor fabrication techniques to be made on the wafer (wafer), the applicable integrated circuit sum that each wafer comprises is decided according to the door number (gatecounts) of semiconductor fabrication process and circuit itself, and then wafer is cut into the chip (die) that only comprises a unit integrated circuit, and use encapsulation (packaging) technology and encapsulated to form and can be applicable to common printed circuit board (PCB) (Printed Circuit Board, abbreviation PCB) chip on, that is the IC that generally is commonly called as.
Because the integration of application integrated circuit constantly promotes, so that the function of integrating on IC is also more and more complicated, and it is also more and more many that it encapsulates required I/O (Input/Output is called for short I/O) pin count.Therefore, encapsulation technology is also constantly deduced and is improved, in early days QFP (the quad flat pack) encapsulation of chip architecture on lead frame (Lead Frame) is not inconsistent gradually required, even recent PGA (pin-grid array) encapsulation also can't meet the demand of high I/O pin count.So, a kind of with chip architecture in based on ball grid array (the Ball Grid Array on the substrate plate (substrate) of a small pieces tellite of printed circuit technique, abbreviation BGA) encapsulation is to arise at the historic moment, and has become the encapsulation main flow of the IC of high I/O pin count.
Please refer to shown in Figure 1ly, it is a kind of substrate plate schematic diagram of existing north bridge chips encapsulating structure.This place illustrates be substrate plate 100 in order to paste the one side of chip, wherein for simplicity of illustration makes it more for the purpose of the easy identification, many weld pads that can be connected with wiring pad on the chip with metal wire and the wiring of drawing chip I/O pin are all omitted.
In general, north bridge chips can connect central processing unit (Central ProcessingUnit is called for short CPU), Accelerated Graphics Port (Accelerated Graphic Port is called for short AGP) device, Installed System Memory and South Bridge chip usually.Therefore, north bridge chips inside just has the function square circuit of central processing unit control unit, Accelerated Graphics Port control unit, memory control unit and South Bridge chip control unit several sections such as (not illustrating).And the I/O of north bridge chips for the I/O of the device that is connected between do the transmission of information, therefore, must provide the power supply of these devices on the substrate plate 100 of north bridge chips.
Therefore, its power generation configuration comprises an access area 110 and a plurality of power supply area 120,130,140,150 and 160 as shown in FIG..Wherein access area 110 is used for pasting the grounding leg position of chip and connection chip.Power supply area 120 is the power supply (V in order to the I/O part of Accelerated Graphics Port control unit that chip is provided
Cc1) power supply pin, be generally 1.5V voltage.Power supply area 130 is the power supply (V in order to the I/O part of South Bridge chip control unit that chip is provided
Cc2) power supply pin, generally also be 1.5V voltage.Power supply area 140 is the power supply (V in order to the I/O part of memory control unit that chip is provided
Cc3) power supply pin, be generally 2.5V voltage.Power supply area 150 is the power supply (V in order to the I/O part of central processing unit control unit that chip is provided
Tt) power supply pin, generally also be 1.5V voltage, power supply area 160 then is the power supply (V of the core of each unit of connecting chip
Core) power supply pin, V
CoreVoltage be 2.5V.
Each unit on the north bridge chips for will with the transmission of external device (ED) intercropping information, therefore, just must do the conversion of voltage between the signal of each unit and its I/O.Please refer to shown in Figure 2ly, it is that signal drives schematic diagram.Show input signal S among the figure
InDriving through core driver 210 and I/O driver 220 becomes output signal S
Out, V
CoreThe power supply of core driver 210 is provided, and V
TtThe power supply of I/O driver 220 then is provided.By in the explanation of Fig. 1 and Fig. 2 as can be known, the substrate plate of existing north bridge chips encapsulating structure is not because of with the isolated from power of the core of each control unit, so the power supply area 160 of core can produce voltage disturbance when the signal of high frequency changes, and thereby interfere with the running of other unit of north bridge chips, cause taking place the possibility of unstable situation.
Summary of the invention
In view of this, the invention provides the substrate plate in a kind of chip-packaging structure and the structure, it can isolate the different electrical power district of substrate plate, to avoid the mutual interference of noise phase, makes chip operation more stable.
For realizing above-mentioned and other purpose, the invention provides a kind of chip-packaging structure, comprise chip and substrate plate.Substrate plate is in order to settling chip and the wire structures of chip is provided, and has a pi type filter, to isolate the different core power supply area of substrate plate.Wherein, substrate plate also comprise the first core power supply area in order to first's circuit power that chip is provided, and in order to the second core power supply area of second portion circuit power that chip is provided.
In the preferred embodiment of the present invention, its pi type filter comprises that an end couples the first core power supply area, and first capacitor of other end ground connection, an end couple the second core power supply area, and second capacitor of other end ground connection and two ends couple the first core power supply area and the second core power supply area respectively, to constitute the inductor of pi type filter.Wherein, the value of first capacitor and second capacitor is 0.1 μ F, and the specification of inductor is when frequency 1.6GHz, and impedance is 100 Ω.
Preferably, this pi type filter also comprises one the 3rd capacitor, and its value is 0.001 μ F, and the one end couples the second core power supply area, and the other end is ground connection then.The position of its configuration is the corner that two limits in the substrate plate connect.
Preferably, this substrate plate also comprises another pi type filter, and the position of its configuration is two corners that the limit connects in addition in the substrate plate.
By in the above-mentioned explanation as can be known, substrate plate in a kind of chip-packaging structure provided by the present invention and the structure, it uses one or two pi type filter to isolate the different electrical power district of substrate plate, to avoid the mutual interference of noise phase, so can make chip operation more stable.
For above and other objects of the present invention, feature and advantage can be become apparent, hereinafter special with preferred embodiment, and cooperate appended graphicly, described in detail.
Description of drawings
Fig. 1 is for showing a kind of substrate plate schematic diagram of existing north bridge chips encapsulating structure;
Fig. 2 drives schematic diagram for showing a kind of signal;
Fig. 3 is the substrate plate schematic diagram of a kind of chip-packaging structure of demonstration preferred embodiment according to the present invention; And
Fig. 4 is for showing the pi type filter icon of the preferred embodiment according to the present invention.
The simple declaration of reference numerals:
100,300 substrate plates
110,310,340,345,350,355,360,365 access areas
120,130,140,150,160 power supply areas
210 core drivers
The 220I/O driver
315,320,325,330,335 power supply areas
372,382 inductors
374,376,378,384,386,388 capacitors
390,395 pi type filters
396,397,398,399 substrate edges of boards
Embodiment
Please refer to shown in Figure 3ly, it is the substrate plate schematic diagram according to a kind of chip-packaging structure of a preferred embodiment of the present invention.This place illustrates be substrate plate 300 in order to paste the one side of chip, wherein for simplicity of illustration makes it more for the purpose of the easy identification, many weld pads that can be connected with wiring pad on the chip with metal wire and the wiring of drawing chip I/O pin are all omitted.In addition, present embodiment is to be example with the chip that cooperates the serial north bridge chips that uses of the K8 of AMD, encapsulating structure then is encapsulated as example with the BGA of wiring connection (wire bond), yet those skilled in the art should understand, and it has other encapsulating structure of similar demand applicable to the encapsulation of different chips.
Because the north bridge chips that cooperates the K8 of AMD series to use can connect central processing unit, Accelerated Graphics Port device and South Bridge chip, therefore, north bridge chips inside just has the function square circuit of central processing unit control unit, Accelerated Graphics Port control unit and South Bridge chip control unit several sections such as (not illustrating).And the I/O of north bridge chips for the I/O of the device that is connected between do the transmission of information, therefore, must provide the power supply of these devices on the substrate plate 300 of north bridge chips.
Therefore, its power generation configuration comprises an access area 310 and a plurality of power supply area 315,320,325,330 and 335 as shown in FIG..Wherein access area 310 is commonly used to paste the grounding leg position of chip and connection chip.Power supply area 315 is the power supply (V in order to the I/O part of Accelerated Graphics Port control unit that chip is provided
Cc1) power supply pin, be generally 1.5V voltage.Power supply area 320 is the power supply (V in order to the I/O part of South Bridge chip control unit that chip is provided
Cc2) power supply pin, generally also be 1.5V voltage.Power supply area 325 is the power supply (V in order to the I/O part of central processing unit control unit that chip is provided
Tt) power supply pin, generally also be 1.5V voltage.
In addition, present embodiment will connect the power supply area of power supply pin of each core, unit of chip and divide into the first core power supply area 330 and the second core power supply area, 335 two parts, and its voltage is 2.5V.Wherein, the first core power supply area 330 is the power supply (V in order to the core of central processing unit control unit that chip is provided
Core1) power supply pin.And the second core power supply area 335 is the power supply (V in order to the core of Accelerated Graphics Port control unit that chip is provided and South Bridge chip control unit
Core2) power supply pin.And in order to isolate the noise jamming of 335 of the first core power supply area 330 and the second core power supply areas, to improve the stability of chip operation, two limit 396 and 397 corners that connect of present embodiment in substrate plate 300 dispose a pi type filter 390, and two limits 398 in addition and 399 corners that connect in substrate plate 300 dispose another pi type filter 395.Pi type filter 390 comprises capacitor 374,376 and inductor 372 at least, capacitor 374 is connected between the second core power supply area 335 and the access area 340, capacitor 376 is connected between the first core power supply area 330 and the access area 345, and inductor 372 is connected between the first core power supply area 330 and the second core power supply area 335.In like manner, 395 of pi type filters comprise capacitor 384,386 and inductor 382 at least, capacitor 384 is connected between the second core power supply area 335 and the access area 355, capacitor 386 is connected between the first core power supply area 330 and the access area 360, and inductor 382 is connected between the first core power supply area 330 and the second core power supply area 335.Certainly, in present embodiment, pi type filter 390 and 395 comprises also that respectively a capacitor 378 and 388 is connected between the first core power supply area 330 and the access area 350,365.
Please refer to Fig. 4 now, it is the pi type filter icon of the preferred embodiment according to the present invention, and this pi type filter 390 of sentencing Fig. 3 is example, and its wire structures changed plots general circuit figure, is beneficial to understand its circuit structure.Show among the figure, this pi type filter 390 comprises the capacitor 374,376 and 378 that is distributed in inductor 372 both sides respectively, wherein preferably capacitor 374 and 376 value are 0.1 μ F, the value of capacitor 378 is 0.001 μ F, and the specification of inductor 372 is when frequency 1.6GHz, and impedance is 100 Ω, certainly, those skilled in the art should understand, and it is worthwhile looks different application demand and different variations is arranged.By icon as can be known, as the first core power supply area (V
Core1) or the second core power supply area (V
Core1) when producing the voltage disturbance of high frequency, inductor 372 all can effectively prevent the voltage disturbance of another core power supply area.
By in the above-mentioned explanation as can be known, for the more and more complicated semiconductor application circuit of function, will inevitably increase its power consumption, make the noise jamming source that produces also increase thereupon.At this moment, as use substrate plate in a kind of chip-packaging structure of the present invention and the structure, effectively the noise isolation interference source makes chip operation more tend towards stability.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; any those skilled in the art; without departing from the spirit and scope of the present invention; when can being used for a variety of modifications and variations, so protection scope of the present invention is as the criterion when looking the accompanying Claim person of defining.
Claims (4)
1. the substrate plate of a chip-packaging structure is applicable to encapsulation one chip, it is characterized in that, comprising:
One first core power supply area is in order to provide first's circuit power of this chip;
One second core power supply area, in order to a second portion circuit power of this chip to be provided, wherein this first core power supply area and this second core power supply area have an identical voltage; And
One pi type filter, wherein this pi type filter comprises:
One first capacitor, an end couple this first core power supply area, and other end ground connection;
One second capacitor, an end couple this second core power supply area, and other end ground connection; And
One inductor, two ends couple the first core power supply area and this second core power supply area respectively.
2. the substrate plate of chip-packaging structure as claimed in claim 1, it is characterized in that: this pi type filter also comprises one the 3rd capacitor, and an end of the 3rd capacitor couples this second core power supply area, and the other end is ground connection then.
3. a chip-packaging structure is characterized in that, comprising:
One chip; And
One substrate plate, in order to settle this chip and the wire structures of this chip is provided, wherein this substrate plate comprises:
One first core power supply area is in order to provide first's circuit power of this chip;
One second core power supply area, in order to a second portion circuit power of this chip to be provided, wherein, this first core power supply area and this second core power supply area have an identical voltage; And
One pi type filter, in order to isolate this first core power supply area and the second core power supply area, wherein this pi type filter comprises:
One first capacitor, an end couple this first core power supply area, and other end ground connection;
One second capacitor, an end couple this second core power supply area, and other end ground connection; And
One inductor, two ends couple this first core power supply area and this second core power supply area respectively.
4. chip-packaging structure as claimed in claim 3 is characterized in that: this pi type filter also comprises one the 3rd capacitor, and an end of the 3rd capacitor couples this second core power supply area, and the other end is ground connection then.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021232326A CN1180474C (en) | 2002-06-13 | 2002-06-13 | Chip package structre and its substrate board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB021232326A CN1180474C (en) | 2002-06-13 | 2002-06-13 | Chip package structre and its substrate board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1389912A CN1389912A (en) | 2003-01-08 |
| CN1180474C true CN1180474C (en) | 2004-12-15 |
Family
ID=4745115
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB021232326A Expired - Lifetime CN1180474C (en) | 2002-06-13 | 2002-06-13 | Chip package structre and its substrate board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1180474C (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1320651C (en) * | 2004-11-03 | 2007-06-06 | 北京中星微电子有限公司 | Chip with a plurality of internal functional blocks and method for power supply and noise reduction |
| CN1922728B (en) * | 2004-12-03 | 2010-05-05 | 罗姆股份有限公司 | Semiconductor device |
| US11271396B2 (en) | 2018-02-01 | 2022-03-08 | Delta Electronics (Shanghai) Co., Ltd. | System of providing power to chip on mainboard |
| CN114884342A (en) | 2018-02-01 | 2022-08-09 | 台达电子企业管理（上海）有限公司 | Chip-on-board power supply system |
-
2002
- 2002-06-13 CN CNB021232326A patent/CN1180474C/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CN1389912A (en) | 2003-01-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1139116C (en) | High performance integrated circuit package | |
| US6346743B1 (en) | Embedded capacitor assembly in a package | |
| US6400576B1 (en) | Sub-package bypass capacitor mounting for an array packaged integrated circuit | |
| US5656856A (en) | Reduced noise semiconductor package stack | |
| US5329157A (en) | Semiconductor packaging technique yielding increased inner lead count for a given die-receiving area | |
| CN1294651C (en) | Semiconductor device | |
| US6528872B2 (en) | Packaging structure for ball grid array | |
| JPH04212444A (en) | Integrated circuit provided with packaged encapsuled electronic device | |
| EP0926734A2 (en) | Method and apparatus for delivering electrical power to a semiconducteur die | |
| CN1180474C (en) | Chip package structre and its substrate board | |
| US5641978A (en) | Input/output buffer layout having overlapping buffers for reducing die area of pad-limited integrated circuit | |
| DE102014016319A1 (en) | Package for an integrated IC | |
| US20020191368A1 (en) | Electronic assembly with laterally connected capacitors and manufacturing method | |
| CN2574216Y (en) | Chip packaging structure and substrate in structure | |
| CN1170235A (en) | Lead-on-chip lead frame and semiconductor package using the same | |
| CN1025904C (en) | Supply pin rearrangement for IC | |
| JPH01144664A (en) | Integrated circuit device for semiconductor memory | |
| US6870250B2 (en) | Chip package structure having π filter | |
| JPS6020524A (en) | Semiconductor integrated circuit device | |
| CN103348471A (en) | Semiconductor chip and storage device | |
| JPH02158147A (en) | Semiconductor | |
| US20030111709A1 (en) | Packing device for embedding a capacitor on chip | |
| CN221947157U (en) | Semiconductor power device packaging structure | |
| JPS629654A (en) | Mounting package for ic device | |
| JPH01218052A (en) | Lsi package |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20041215 |
|
| CX01 | Expiry of patent term |