CN117316114B - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN117316114B CN117316114B CN202311485607.9A CN202311485607A CN117316114B CN 117316114 B CN117316114 B CN 117316114B CN 202311485607 A CN202311485607 A CN 202311485607A CN 117316114 B CN117316114 B CN 117316114B
- Authority
- CN
- China
- Prior art keywords
- control
- module
- tube
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 41
- 238000006243 chemical reaction Methods 0.000 claims description 16
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 9
- 230000002045 lasting effect Effects 0.000 claims description 3
- 230000011664 signaling Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 17
- 239000000758 substrate Substances 0.000 description 13
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 239000011787 zinc oxide Substances 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004020 luminiscence type Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3266—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The embodiment of the application discloses a display panel and a display device, which comprise a scanning driving circuit and a plurality of pixel units, wherein the scanning driving circuit is used for outputting scanning signals to the pixel units so as to control the pixel units to display images. The scanning driving circuit comprises n scanning driving units which are sequentially cascaded, each scanning driving unit is used for outputting at least one group of scanning signals to the pixel unit through a first output end and a second output end, the scanning driving unit comprises a signal generating module and a signal adjusting module, the signal generating module is used for outputting first voltage signals to the signal adjusting module, the signal adjusting module is used for adjusting the first voltage signals and outputting first voltage signals from the first output end and second voltage signals from the second output end when the first voltage signals are not adjusted, and the first voltage signals and the second voltage signals are used as a group of scanning signals to control the pixel unit to display images. The space occupation of the scanning driving unit can be effectively reduced through the arrangement of the signal adjusting module.
Description
Technical Field
The application relates to the technical field of display, in particular to a display panel and a display device.
Background
An Organic Light-Emitting Diode (OLED) display device has many advantages of self-luminescence, low driving current, high luminous efficiency, short response time, high definition and contrast, a viewing angle of nearly 180 degrees, wide use temperature range, capability of realizing flexible display, large-area full-color display and the like, and is considered as a display device with the most development potential in the industry.
Currently, a scan driving circuit (GOA) of an OLED generally includes PGOA (PMOS-GOA, P-channel field effect transistor scan driving circuit) and nga (NMOS-GOA, N-channel field effect transistor scan driving circuit), PGOA is used for outputting a low-level signal, nga is used for outputting a high-level signal, and the low-level signal and the high-level signal are alternately output to form a scan signal to control a pixel unit to display an image, and due to the arrangement of PGOA and nga, the space occupation of the scan driving circuit is large, and the arrangement of a narrow frame cannot be realized, so how to simplify the scan driving unit and reduce the space occupation of the scan driving unit is a problem to be solved.
Disclosure of Invention
In view of the foregoing technical problems, the present application provides a display panel and a display device that effectively reduce the space occupation of a scan driving unit.
The application discloses a display panel, which comprises a scanning driving circuit, a plurality of data lines extending along a first direction and sequentially arranged along a second direction, a plurality of scanning lines extending along the second direction and sequentially arranged along the first direction, and a plurality of pixel units arranged in an array, wherein the first direction is perpendicular to the second direction, and the scanning driving circuit is used for outputting scanning signals to the pixel units through the scanning lines so as to control the pixel units to receive the data signals from the data lines for image display. The scanning driving circuit comprises n scanning driving units which are sequentially cascaded, each scanning driving unit is used for outputting at least one group of scanning signals to the pixel unit through a first output end and a second output end, the scanning driving unit comprises a signal generating module and a signal adjusting module, the signal generating module is used for outputting first voltage signals to the signal adjusting module, the signal adjusting module is connected with the signal generating module and used for adjusting the first voltage signals, and when the first voltage signals are not adjusted, the first voltage signals are output from the first output end and the second voltage signals are output from the second output end, and the first voltage signals and the second voltage signals are used as a group of scanning signals to control the pixel unit to display images.
Optionally, the signal adjusting module includes a selecting unit and a converting unit, the selecting unit is connected to the signal generating module, the converting unit, the control end and the first output end, and the selecting unit is configured to receive the first voltage signal from the signal generating module and output the first voltage signal through the first output end under the control of the control end, or transmit the first voltage signal to the converting unit under the control of the control end. The conversion unit is connected to the second output end, and is used for converting the received first voltage signal into a second voltage signal and outputting the second voltage signal through the second output end.
Optionally, the selecting unit includes a first switching tube and a second switching tube, where a gate of the first switching tube is connected to the control end, a first end of the first switching tube is connected to the signal generating module, and a second end of the first switching tube is connected to the first output end and used for conducting under control of the control end in the first stage so as to output the received first voltage signal through the first output end. The grid electrode of the second switching tube is connected to the control end, the first end of the second switching tube is connected to the signal generating module, the second end of the second switching tube is connected to the conversion unit and used for being conducted under the control of the control end in the second stage so as to transmit the first voltage signal to the conversion unit, and the first stage and the second stage are two time periods which are set in time sequence and output scanning signals in one scanning period in one frame of image display period.
Optionally, a reference voltage is included between any two continuous first voltage signals output by the signal generating module, the reference voltage lasts for a preset time period, and the reference voltage is larger than the first voltage signals. The switching unit comprises a third switching tube, a fourth switching tube and an output node, wherein a grid electrode of the third switching tube is connected to a second end of the second switching tube, a first end of the third switching tube is connected to a first power end, a second end of the third switching tube is connected to the output node, and the third switching tube is used for being conducted when the second switching tube outputs reference voltage so as to control the first power end to output the reference voltage to the output node through the third switching tube. The grid of fourth switching tube is connected in the second end of second switching tube, and the first end of fourth switching tube is connected in the second power end, and the second end of fourth switching tube is connected in output node, and the fourth switching tube is used for switching on when second switching tube output first voltage signal to control second power end through fourth switch Guan Shuchu second voltage signal to output node.
Optionally, the conversion unit further includes a first capacitor, the first capacitor is connected between the low voltage end and the output node, the output node outputs a plurality of second voltage signals lasting for a first duration, the first capacitor adjusts the second voltage signals to second voltage signals lasting for a second duration, and the second voltage signals are transmitted to the second output end, wherein the second duration is longer than the first duration.
Optionally, the pixel unit includes a reset pre-charging module, a data input module, a storage module, a driving module, a light emitting control module and a light emitting module, where the reset pre-charging module is connected to the driving module and the light emitting module and used for resetting the driving module and the light emitting module in the first stage, and the reset pre-charging module is further connected to the storage module and used for pre-charging the storage module. The data input module is connected with the storage module and used for transmitting the received data signals to the storage module for storage through the driving module in the second stage, and the storage module is used for controlling the driving module to operate according to the data signals. The driving module is connected to the light emitting module, the light emitting control module is connected to the driving module and the light emitting module, and the light emitting control module is used for controlling the driving module to drive the light emitting module to emit light in the third stage.
Optionally, in the a-th scan driving unit, the reset pre-charging module includes a first control tube and a second control tube, the storage module includes a storage capacitor, a gate of the first control tube is connected to the second output end of the a-1-th scan driving unit, a first end of the first control tube is connected to the pre-charging source end, a second end of the first control tube is connected to the storage capacitor, and the first control tube is used for conducting under control of a second voltage signal of the a-1-th scan driving unit so as to control the pre-charging source end to pre-charge the storage capacitor, a is greater than 1 and less than or equal to n, and a is an integer. The grid of the second control tube is connected to the first output end, the first end of the second control tube is connected to the pre-charging power end, the second end of the second control tube is connected to the light-emitting module and used for being conducted when the first output end outputs a first voltage signal so as to control the pre-charging power end to be electrically connected to the light-emitting module and reset the light-emitting module.
Optionally, the data input module includes a third control tube and a fourth control tube, the driving module includes a fifth control tube, a gate of the third control tube is connected to the second output end, a first end of the third control tube is connected to the data line, a second end of the third control tube is connected to the first end of the fifth control tube, and the third control tube is used for being conducted under the control of a second voltage signal output by the second output end so as to transmit the data signal in the data line to the first end of the fifth control tube. The grid of the fourth control tube is connected to the second output end, the first end of the fourth control tube is connected to the second end of the fifth control tube, the second end of the fourth control tube is connected to the storage capacitor, and the fourth control tube is used for being conducted under the control of the second voltage signal so as to transmit the received data signal to the storage capacitor for storage. The grid electrode of the fifth control tube is connected to the storage capacitor, the first end of the fifth control tube is connected to the third control tube, the second end of the fifth control tube is connected to the fourth control tube, and the fifth control tube is used for conducting under the control of the pre-charge voltage stored in the storage capacitor and the data signal and controlling the current flowing into the light emitting module according to the data signal.
Optionally, the light emitting control module includes a sixth control tube and a seventh control tube, the light emitting module includes a light emitting element, a gate of the sixth control tube is connected to the light emitting control end, a first end of the sixth control tube is connected to the driving power end, a second end of the sixth control tube is connected to the first end of the fifth control tube, and the sixth control tube is used for being turned on under the control of the light emitting control end so as to transmit the driving voltage output by the driving power end to the fifth switching tube. The grid electrode of the seventh control tube is connected to the light-emitting control end, the first end of the seventh control tube is connected to the second end of the fifth control tube, the second end of the seventh control tube is connected to the light-emitting element, and the seventh control tube is used for being conducted under the control of the light-emitting control end, receiving the driving voltage from the fifth control tube and transmitting the driving voltage to the light-emitting element so as to drive the light-emitting element to emit light.
The embodiment of the application also discloses a device which comprises a power supply module and the display panel, wherein the power supply module is used for providing a driving power supply for the display panel when displaying images.
Compared with the prior art, the application has the advantages that the signal adjusting module is arranged in the scanning driving unit, so that the scanning driving unit can output the first level signal and the second level signal, the setting of the scanning driving unit for outputting the second level signal is reduced, and the space occupation of the scanning driving unit is effectively reduced. And the circuit structure of the pixel unit is adjusted, so that the leakage current of the control tube in the pixel unit is reduced, and the power consumption of the pixel unit is effectively reduced.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the embodiments will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present application, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic structural diagram of a display device according to an embodiment of the application;
FIG. 2 is a schematic side view of the display panel of FIG. 1;
FIG. 3 is a schematic plan view of an array substrate of the display panel shown in FIG. 2;
FIG. 4 is a schematic layout diagram of the scan driving circuit in FIG. 3;
FIG. 5 is a schematic block diagram of the scan driving unit in FIG. 4;
FIG. 6 is an equivalent circuit schematic diagram of the signal adjustment module in FIG. 5;
FIG. 7 is a schematic diagram showing the variation of the node voltage waveform in FIG. 6;
FIG. 8 is a schematic diagram of an equivalent circuit of the signal generating module in FIG. 5;
FIG. 9 is a timing diagram of the output of the clock signal of FIG. 8;
FIG. 10 is a schematic diagram of an equivalent circuit of the pixel unit in FIG. 3;
FIG. 11 is a timing diagram of signal output in the pixel unit of FIG. 9.
Reference numerals illustrate:
The display device comprises a display device 100, a display panel 10, a power supply module 20, a display area 10a, a non-display area 10b, an array substrate 10C, a counter substrate 10d, a display medium layer 10e, m data lines S1-Sm, n scanning lines G1-Gn, a first direction-F1, a second direction-F2, a time sequence control circuit 11, a data driving circuit 12, a scanning driving circuit 13, a pixel unit 15, a low-voltage end-VSS, a j data line-Sj, a clock signal CLK, a scanning driving unit 130, a starting signal-STV, a scanning driving signal of a1 st group to an n scanning driving signal of a n group, a signal adjusting module 131, a signal generating module 132, a signal output end-PA (a) of a first scanning driving unit, a first output end-PG, a second output end-NG, a control end-K, a selection unit 1311, a conversion unit 1312, an input node-Vin, an output node-Vout, a first power supply end-VH, a second power supply end-VH, a first switching tube 1-T, a third switching tube 2, a fourth switching tube 2, a third switching tube 2 and a fourth switching tube 2. The system comprises an inverted clock end-XCK, a clock signal end-CK, a signal output end-PA (a-1) of an a-1 scanning driving unit, a pull-down unit-1321, a pull-up unit-1322, an output control unit-1323, a first node-Q1, a second node-Q2, a third node-Q3, a fifth switching tube-T5, a sixth switching tube-T6, a seventh switching tube-T7, an eighth switching tube-T8, a ninth switching tube-T9, a tenth switching tube-T10, an eleventh switching tube-T11, a twelfth switching tube-T12, a second capacitor-C2, a third capacitor-C3, a reference potential-v 0, a first potential-v 1, a second potential-v 2, a first period-T1, a second period-T2, a third period-T3, a fourth period-T4, a reset pre-charge module-151, a data input module-152, a control module-153, a memory control module-154, a light emitting module-M156, a third switching tube-M3, a fourth switching tube-M3, a fifth switching tube-M3, a light emitting module M6, a third switching tube-M3, a fourth switching tube-M2, a third switching tube-M3, a fourth switching tube-M3, a fifth switching tube-M3, a fourth switching tube-M2, a third switching tube-M3, a fourth switching tube-M2, a third M2 and a third switching tube-M.
Detailed Description
In order that the application may be readily understood, a more complete description of the application will be rendered by reference to the appended drawings. The drawings illustrate preferred embodiments of the application. This application may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
The following description of the embodiments refers to the accompanying drawings, which illustrate specific embodiments in which the application may be practiced. The numbering of the components itself, e.g. "first", "second", etc., is used herein merely to distinguish between the described objects and does not have any sequential or technical meaning. The term "coupled" as used herein includes both direct and indirect coupling (coupling), unless otherwise indicated. Directional terms, such as "upper", "lower", "front", "rear", "left", "right", "inner", "outer", "side", etc., in the present application are merely referring to the directions of the attached drawings, and thus, directional terms are used for better, more clear explanation and understanding of the present application, rather than indicating or implying that the apparatus or element being referred to must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present application.
In the description of the present application, it should be noted that, unless explicitly specified and limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be either fixedly connected, detachably connected, or integrally connected, for example; may be a mechanical connection; can be directly connected or indirectly connected through an intermediate medium, and can be communication between two elements. The specific meaning of the above terms in the present application will be understood in specific cases by those of ordinary skill in the art. It should be noted that the terms "first," "second," and the like in the description and the claims of the present application and in the drawings are used for distinguishing between different objects and not for describing a particular sequential order.
Furthermore, the terms "comprises," "comprising," "includes," "including," or "having," when used in this specification, are intended to specify the presence of stated features, operations, elements, etc., but do not limit the presence of one or more other features, operations, elements, etc., but are not limited to other features, operations, elements, etc. Furthermore, the terms "comprises" or "comprising" mean that there is a corresponding feature, number, step, operation, element, component, or combination thereof disclosed in the specification, and that there is no intention to exclude the presence or addition of one or more other features, numbers, steps, operations, elements, components, or combinations thereof. Furthermore, when describing embodiments of the application, use of "may" means "one or more embodiments of the application. Also, the term "exemplary" is intended to refer to an example or illustration.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. The terminology used herein in the description of the application is for the purpose of describing particular embodiments only and is not intended to be limiting of the application.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a display device 100 according to a first embodiment of the application. The display device 100 includes a display panel 10 and a power module 20, wherein the power module 20 is disposed on a back surface of the display panel 10, i.e. a non-display surface of the display panel 10. The power module 20 is used for providing driving power for displaying images on the display panel 10.
Referring to fig. 2, fig. 2 is a schematic side view of the display panel 10 in fig. 1.
As shown in fig. 2, the display panel 10 includes a display region 10a for an image and a non-display region 10b. The display area 10a is used for performing image display, and the non-display area 10b is disposed around the display area 10a to provide other auxiliary components or modules, and specifically, the display panel 10 includes an array substrate 10c and an opposite substrate 10d, and a display medium layer 10e sandwiched between the array substrate 10c and the opposite substrate 10 d. In this embodiment, the display medium in the display medium layer 10e may be a light emitting semiconductor material such as OLED, micro LED, mini LED, etc.
Referring to fig. 3, fig. 3 is a schematic plan layout view of an array substrate 10c in the display panel 10 shown in fig. 2. As shown in fig. 3, the array substrate 10c includes a plurality of m×n pixel units 15 arranged in a matrix, m data lines S1 to Sm, and n scan lines G1 to Gn, where m and n are natural numbers greater than 1, corresponding to the image display area 10 a.
The n scan lines G1 to Gn extend along the second direction F2 and are mutually insulated and arranged in parallel along the first direction F1, and the m data lines S1 to Sm extend along the first direction F1 and are mutually insulated and arranged in parallel along the second direction F2, wherein the first direction F1 and the second direction F2 are mutually perpendicular.
The display device 100 further includes a timing control circuit 11, a data driving circuit 12, and a scan driving circuit 13 provided on the array substrate 10c for driving the pixel units to display an image, corresponding to the non-display region 10b (fig. 2) of the display panel 10.
The timing control circuit 11 is electrically connected to the data driving circuit 12 and the scan driving circuit 13, and is used for controlling the working timings of the data driving circuit 12 and the scan driving circuit 13, i.e. outputting corresponding timing control signals to the data driving circuit 12 to the scan driving circuit 13, so as to control when to output corresponding scan signals and data signals.
The Data driving circuit 12 is electrically connected to the m Data lines S1 to Sm, and is configured to transmit a Data signal (Data) for display to the plurality of pixel units 15 in the form of Data voltages through the m Data lines S1 to Sm.
The scan driving circuit 13 is electrically connected to the n scan lines G1 to Gn, and is configured to output scan signals through the n scan lines G1 to Gn for controlling when the pixel unit 15 receives data signals. The scan driving circuit 13 sequentially outputs scan signals from the n scan lines G1 to Gn in the position arrangement order from the scan lines G1, G2, … …, gn in the scan period.
In this embodiment, the circuit elements in the scan driving circuit 13 and the pixel units 15 in the Array substrate 10c are fabricated in the same process in the Array substrate 10c, i.e. GOA (GATE DRIVER on Array) technology.
Referring to fig. 4, fig. 4 is a layout diagram of the scan driving circuit in fig. 3.
As shown in fig. 4, the scan driving circuit 13 includes n cascaded scan driving units 130, eight clock signals CLK1-CLK8, a start signal STV, a reset signal R, and a low voltage terminal VSS, where n is an integer greater than or equal to 1.
In the exemplary embodiment, the clock signal may also be set to other numbers according to specific needs, and the present application is not limited.
In the scan driving circuit 13, each scan driving unit 130 correspondingly outputs a set of scan signals to a corresponding pixel unit in the display area 10a, and n scan driving units sequentially output n sets of scan signals during a frame of image display. For example, the first scan driving unit 130 outputs a first group of scan signals G1G, the second scan driving unit 130 outputs a second group of scan driving signals G2G, and so on, the nth scan driving unit 130 outputs an nth group of scan driving signals G (n) G.
Eight clock signals CLK1-CLK8 are used to provide scan drive timing for the scan drive unit to output scan signals. The start signal STV is an initial start signal of the first scan driving unit, and the other scan driving units use the first voltage signal output by the cascade scan driving unit as a start signal.
Referring to fig. 5, fig. 5 is a schematic block diagram of a circuit of the scan driving unit in fig. 4.
As shown in fig. 5, each scan driving unit 130 is configured to output at least one set of scan signals to the pixel unit 15 through the first output terminal PG and the second output terminal NG to control the pixel unit 15 to perform image display. Taking the a-th scan driving unit 130 as an example, a is 1-n, the scan driving unit 130 includes a signal adjustment module 131 and a signal generation module 132, the signal generation module 132 is connected to the signal adjustment module 131, the signal generation module 132 is configured to output a first voltage signal from the signal output end PA (a) to the signal adjustment module 131, the signal adjustment module 131 is configured to adjust the received first voltage signal, so as to output a first voltage signal from the first output end PG and output a second voltage signal from the second output end NG at different times, where the first voltage signal has a scan signal of a first potential, and the second voltage signal has a scan signal of a second potential, and the first voltage signal and the second voltage signal are used as a set of scan signals to control the pixel unit 15 to perform image display.
Referring to fig. 6, fig. 6 is an equivalent circuit schematic diagram of the signal adjustment module in fig. 5.
As shown in fig. 6, the signal adjustment module 131 includes a selection unit 1311 and a conversion unit 1312, where the selection unit 1311 is connected to the signal generation module 132, the conversion unit 1312, the control terminal K, and the first output terminal PG, and is configured to receive the first voltage signal from the signal generation module 132, and to output the first voltage signal from the first output terminal PG under the control of the control terminal K, or to transmit the first voltage signal to the conversion unit 1312 under the control of the control terminal K.
The conversion unit 1312 is connected to the selection unit 1311 and the second output terminal NG, and is configured to convert the received first voltage signal into a second voltage signal and output the second voltage signal from the second output terminal NG.
Specifically, the selecting unit 1311 includes a first switching tube T1 and a second switching tube T2, where a gate of the first switching tube T1 is connected to the control end K, a first end is connected to the signal generating module 132, and a second end is connected to the first output end PG, and is used for being turned on under the control of the control end K to output the received scan signal from the first output end PG. The gate of the second switching tube T2 is connected to the control end K, the first end is connected to the signal generating module 132, and the second end is connected to the switching unit 1312, so as to transmit the first voltage signal output by the signal generating module to the switching unit 1312 under the control of the control end K.
In an exemplary embodiment, the first switching tube T1 and the second switching tube T2 may be a P-type switching tube and an N-type switching tube, respectively, when the control end K outputs a low level signal, the first switching tube T1 is turned on, the second switching tube T2 is turned off, the first voltage signal is transmitted to the first output end PG through the first switching tube T1, when the control end K outputs a high level signal, the first switching tube T1 is turned off, the second switching tube T2 is turned on, and the first voltage signal is transmitted to the switching unit 1312 through the second switching tube T2.
The converting unit 1312 includes a third switching tube T3, a fourth switching tube T4, a first capacitor C1, an input node Vin, and an output node Vout, where the input node Vin is connected to a second end of the second switching tube T2 and is configured to receive a first voltage signal from the second switching tube T2, and a reference voltage with a preset duration is provided between any two first voltage signals that are continuously output. The gate of the third switching tube T3 is connected to the input node Vin, the first end is connected to the first power supply terminal VL, and the second end is connected to the output node Vout, so as to be turned on when the second switching tube T2 outputs the reference voltage, that is, when the input node Vin is the reference voltage, so as to control the first power supply terminal VL to output the reference voltage to the output node Vout through the third switching tube T3.
The gate of the fourth switching tube T4 is connected to the input node Vin, the first end is connected to the second power supply end VH, and the second end is connected to the output node Vout, and is configured to be turned on when the scan signal output by the second switching tube T2 is at the first potential, that is, turned on when the input node Vin is at the second potential, so as to control the second power supply end VH to output the first voltage signal to the output node Vout. That is, the first switching tube T1 is turned on when the control terminal K outputs the low level signal, the scan driving unit 130 outputs the first voltage signal, and the second switching tube T2 is turned on when the control terminal outputs the high level signal, so as to transmit the first voltage signal to the converting unit 1312, and the converting unit 1312 converts the first voltage signal into the second voltage signal, so that the scan driving unit 130 outputs the second voltage signal.
The third switching tube T3 and the fourth switching tube T4 may be an N-type switching tube and a P-type switching tube, respectively, when the input node Vin is at a high level, i.e. at the reference potential, the third switching tube T3 is turned on, and when the input node Vin is at a low level, i.e. at the first potential, the fourth switching tube T4 is turned on.
The first capacitor C1 is connected between the low voltage terminal VSS and the output node Vout, and is configured to adjust the output voltage of the output node Vout, so as to adjust a plurality of second voltage signals having a first duration and sequentially output to a second voltage signal having a second duration, and output the second voltage signal from the second output terminal NG, where the second duration is longer than the first duration.
Referring to fig. 7, fig. 7 is a schematic diagram illustrating a change of the node voltage waveform in fig. 6.
As shown in fig. 7, when the input node Vin receives the reference voltage signal V0 from the second switching tube T2, the third switching tube T3 is turned on under the control of the reference voltage signal V0 to control the first power supply terminal VL to be electrically connected to the output node Vout, and the first power supply terminal VL is configured to output the reference voltage signal V0 from the output node Vout.
When the input node Vin receives the first voltage signal V1, i.e. the scan signal of the first potential, from the second switch tube T2, the fourth switch tube T4 is turned on, the second power supply terminal VH is electrically connected to the output node Vout, and the second power supply terminal VH is configured to output the second voltage signal V2 from the output node Vout, where a plurality of sequentially continuous second voltage signals V2 with a preset duration interval form a continuous second voltage signal V2 under the adjustment of the first capacitor C1, and output the second voltage signal V2 from the second output terminal NG. The first voltage signal V1 is smaller than the reference voltage signal V0, and the reference voltage signal V0 is smaller than the second voltage signal V2.
The second output terminal NG outputs the second voltage signal V2, that is, the scan signal of the second potential, by adjusting the first voltage signal V1 by the switching unit 1312, and the second voltage signal V2 cooperates with the first voltage signal V1 output by the first output terminal PG to control the pixel unit to perform image display.
Through set up signal adjustment module in scan drive unit for scan drive unit can both output first voltage signal, also can output the second voltage signal, has realized the drive to the pixel unit through first voltage signal and second voltage signal cooperation promptly, thereby has reduced the setting of scan drive unit that is used for outputting the second level signal and has reduced the setting of N type scan drive unit promptly, has effectively reduced the space occupation of scan drive unit, has realized the design of the narrow frame of display panel.
Referring to fig. 8, fig. 8 is an equivalent circuit schematic diagram of the signal generating module in fig. 5.
As shown in fig. 8, the signal generating module 132 includes a pull-down unit 1321, a pull-up unit 1322, an output control unit 1323, a first node Q1, a second node Q2, and a third node Q3, wherein the pull-down unit 1321 is connected to the first node Q1, the second node Q2, and is configured to pull down the first node Q1 and the second node Q2 to a first potential, and when the first node Q1 and the second node Q2 are at the first potential, the signal output terminal PA (a) outputs the reference voltage signal V0.
The pull-up unit 1322 is connected to the clock signal terminal CK and the third node Q3, and configured to pull up the third node Q3 to a reference potential under the control of the clock signal, and control the first node Q1 to maintain at the first potential, and when the first node Q1 is at the first potential and the third node Q3 is at the reference potential, the signal output terminal PA (a) outputs the first voltage signal V1, i.e. the scan signal of the first potential.
The output control unit 1323 is connected to the first node Q1, the third node Q3, and the signal output terminal PA (a) for outputting the first voltage signal by the potential control signal output terminal PA (a) of the first node Q1 and the third node Q3.
Specifically, the pull-down unit 1321 includes a fifth switching tube T5, a sixth switching tube T6, and a seventh switching tube T7, where a gate of the fifth switching tube T5 is connected to the inverted clock signal end XCK, a first end is connected to the first power supply end VL, and a second end is connected to the second node Q2, and is configured to be turned on under control of the inverted clock signal, so as to control the first power supply end VL to be electrically connected to the second node Q2. The gate of the sixth switching tube T6 is connected to the inverted clock signal end XCK, the first end is connected to the signal output end PA (a-1) of the a-1 scanning driving unit, the second end is connected to the first node Q1 for conducting under the control of the inverted clock signal, so that the scanning signal output by the a-1 scanning driving unit is transmitted to the first node Q1, and the first node Q1 is pulled down from the reference potential to the first potential. The gate of the seventh switching tube T7 is connected to the first node Q1, the first end is connected to the inverted clock signal end XCK, and the second end is connected to the second node Q2, and is configured to be turned on when the first node Q1 is at the first potential, so as to transmit the inverted clock signal to the second node Q2, and control the second node Q2 to be at the first potential.
In an exemplary embodiment, the scan driving units 130 may be cascaded with each other at other intervals, for example, two units are cascaded at intervals between the scan driving units 130, that is, the a-th scan driving unit is cascaded with the a-3-th scan driving unit, where the first end of the sixth switching tube T6 of the a-th scan driving unit is connected to the signal output end PA (a-3) of the a-3-th scan driving unit, so as to receive the scan signals output by the a-3-th scan driving unit, which may, of course, be set in other cascading manners according to specific needs.
The pull-up unit 1322 includes an eighth switching tube T8, a ninth switching tube T9, and a tenth switching tube T10, wherein a gate of the eighth switching tube T8 is connected to the clock signal terminal CK, a first terminal is connected to the first node Q1, and a second terminal is connected to the ninth switching tube T9, and is configured to be turned on under control of the clock signal to control the first node Q1 to be electrically connected to the ninth switching tube T9. The gate of the ninth switching tube T9 is connected to the second node Q2, the first end is connected to the second end of the eighth switching tube T8, and the second end is connected to the second power supply end VH, so as to be turned on when the second node Q2 is at the first potential, so as to control the first node Q1 to be electrically connected to the eighth switching tube T8, and electrically connected to the first node Q1 through the eighth switching tube T8. The gate of the tenth switching tube T10 is connected to the first power supply terminal VL, the first end is connected to the first node Q1, and the second end is connected to the third node Q3, for being turned on under the control of the first power supply terminal, so as to control the first node Q1 to be electrically connected to the third node Q3.
The output control unit 1323 includes an eleventh switching tube T11, a twelfth switching tube T12, a second capacitor C2, and a third capacitor, where a gate of the eleventh switching tube T11 is connected to the third node Q3, a first end is connected to the clock signal end, a second end is connected to the signal output end PA, and the switch is configured to be turned on when the third node Q3 is at the first potential, so as to output the clock signal from the signal output end PA. The gate of the twelfth switching tube T12 is connected to the second node Q2, the first end is connected to the second power supply terminal VH, and the second end is connected to the signal output terminal PA, so as to be turned on when the second node Q2 is at the first potential, so as to control the second power supply terminal VH to output the reference potential from the signal output terminal PA. The second capacitor C2 is connected between the third node Q3 and the signal output PA, and is configured to maintain the potential of the third node Q3. The third capacitor C3 is connected between the gate and the first end of the twelfth switching transistor T12, and is used for maintaining the potential of the gate of the twelfth switching transistor T12, i.e. the potential of the second node Q2.
Referring to fig. 9, fig. 9 is a timing chart of the output of the clock signal in fig. 8.
As shown in fig. 9, the signal generating module 132 outputs a scan signal including a first period T1, a second period T2, a third period T3, and a fourth period T4, in which the inverted clock signal is at the first potential v1, the scan signal output by the a-1 scan driving unit is at the first potential v1, at this time, the fifth switching tube T5 and the sixth switching tube T6 are turned on under the control of the inverted clock signal, the tenth switching tube T10 is turned on under the control of the first power supply terminal VL, the first node Q1 and the third node Q3 are connected to the signal output terminal PA (a-1) of the a-1 scan driving unit through the sixth switching tube T6 and the tenth switching tube T10, the scan signal output according to the a-1 scan driving unit is at the first potential v1, the second node Q2 is connected to the first power supply terminal VL through the fifth switching tube T5, and the first potential v1 is maintained according to the first power supply terminal VL. When the second node Q2 and the third node Q3 are at the first potential V1, the eleventh switching tube T11 and the twelfth switching tube T12 are turned on, and the signal output terminal PA (a) outputs the reference voltage signal V0 according to the second power supply terminal VH and the clock signal terminal CK.
In the second period T2, the clock signal is at the first potential v1 to control the eighth switching tube T8 to be turned on, the inverted clock signal is at the reference potential v0 to control the sixth switching tube T6 to be turned off, due to the arrangement of the second capacitor C2, the first node Q1 and the third node Q3 are still maintained at the first potential v1, that is, the seventh switching tube T7 and the eleventh switching tube T11 are in the on state, the inverted clock signal output by the inverted clock signal terminal XCK is transmitted to the second node Q2 through the seventh switching tube T7 to control the second node Q2 to be at the reference potential v0, and the twelfth switching tube T12 is in the off state when the second node is at the reference potential v 0. The clock signal output by the clock signal terminal CK is transmitted to the signal output terminal PA (a) through the eleventh switching tube T11 and is output through the signal output terminal PA (a), and at this time, the clock signal is at the first potential v1, that is, the scan signal of the first potential is output.
In the third period T3, the inverted clock signal is at the first potential v1, the sixth switching tube T6 is turned on under the control of the inverted clock signal, the scan signals output by the a-1 th scan driving unit control the first node Q1 and the third node Q3 to rise from the first potential v1 to the reference potential v0, the eleventh switching tube T11 is turned off, and the signal output terminal PA (a) stops outputting the scan signals of the first potential. The fifth switching tube T5 is turned on, the second node Q2 is at the first potential V1, the twelfth switching tube T12 is turned on, and the signal output terminal PA (a) outputs the reference voltage signal V0.
In the fourth period T4, due to the arrangement of the third capacitor C3, the second node Q2 maintains the first potential V1, the ninth switching tube T9 is turned on, the clock signal is at the first potential V1, the eighth switching tube T8 is turned on, at this time, the first node Q1 is connected to the second power supply terminal VH through the eighth switching tube T8 and the ninth switching tube T9, so as to control the first node Q1 and the third node Q3 to be still at the reference potential V0, meanwhile, the twelfth switching tube T12 is turned on under the control of the second node Q2, and the signal output terminal PA (a) outputs the reference voltage signal V0.
Referring to fig. 10, fig. 10 is an equivalent circuit schematic diagram of the pixel unit in fig. 3.
As shown in fig. 10, the pixel unit 15 includes a reset pre-charge module 151, a data input module 152, a storage module 153, a driving module 154, a light emission control module 155, and a light emitting module 156, wherein the reset pre-charge module 151 is connected to the driving module 154 and the light emitting module 156 for resetting the driving module 154 and the light emitting module 156, eliminating residual charges in the driving module 154 and the light emitting module 156, and the reset pre-charge module 151 is further connected to the storage module 153 for pre-charging the storage module 153. The data input module 152 is connected to the storage module 153, and is configured to transmit the received data signal to the storage module 153 for storage via the driving module 154. The storage module 153 is used for controlling the driving module 154 to operate according to the received data signal. The driving module 154 is connected to the light emitting module 156, and the light emitting control module 155 is connected to the driving module 154 and the light emitting module 156, for controlling the driving module 154 to drive the light emitting module 156 to emit light, thereby performing graphic display.
Specifically, the reset pre-charging module 151 includes a first control tube M1 and a second control tube M2, the storage module 153 includes a storage capacitor Cs, the gate of the first control tube M1 is connected to the second output end NG (a-1) of the a-1 th scan driving unit, the first end is connected to the pre-charging source end Vp, the second end is connected to the storage capacitor Cs, and the storage capacitor Cs is turned on under the control of the second voltage signal V2 output by the a-1 th scan driving unit to control the pre-charging source end Vp to pre-charge the storage capacitor Cs. The gate of the second control tube M2 is connected to the first output terminal PG, the first end is connected to the precharge source terminal Vp, the second end is connected to the light emitting module 156, and is turned on under the control of the first voltage signal V1 output by the first output terminal PG, for resetting the light emitting module 156.
The data input module 152 includes a third control tube M3 and a fourth control tube M4, the driving module 154 includes a fifth control tube M5, wherein a gate of the third control tube M3 is connected to the second output end NG, a first end of the third control tube M3 is connected to the j-th data line Sj, a second end of the third control tube M3 is connected to the first end of the fifth control tube M5, j is greater than 1 and less than or equal to M, and is used for being conducted under the control of the second voltage signal V2 output by the second output end NG so as to transmit the data signal to the first end of the fifth control tube M5. The gate of the fourth control tube M4 is connected to the second output end NG, the first end of the fourth control tube M4 is connected to the second end of the fifth control tube M5, and the second end of the fourth control tube M4 is connected to the storage capacitor Cs, and is used for conducting under the control of the second voltage signal V2 output by the second output end NG, so as to transmit the received data signal to the storage capacitor Cs.
The gate of the fifth control tube M5 is connected to the storage capacitor Cs, the first end of the fifth control tube M5 is connected to the third control tube M3, and the second end of the fifth control tube M5 is connected to the fourth control tube M4, so as to be turned on under the control of the precharge voltage stored in the storage capacitor Cs. The precharge power supply Vp precharges the storage capacitor Cs through the first control tube M1, so that the storage capacitor Cs controls the fifth control tube M5 to maintain a conductive state, and the data signal is transmitted to the storage capacitor Cs for storage through the third control tube M3, the fifth control tube M5 and the fourth control tube M4.
The light emitting control module 155 includes a sixth control tube M6 and a seventh control tube M7, where a gate of the sixth control tube M6 is connected to the light emitting control end EM, a first end of the sixth control tube M6 is connected to the driving power end VDD, a second end of the sixth control tube M6 is connected to a first end of the fifth control tube M5, and is used for conducting under control of the light emitting control end EM to transmit the driving power to the fifth control tube M5, and the fifth control tube M5 is used for conducting under control of the data signal and controlling the magnitude of the current output from the driving power end VDD to the light emitting module 156 according to the data signal. The gate of the seventh control tube M7 is connected to the light emitting control end EM, the first end of the seventh control tube M7 is connected to the second end of the fifth control tube M5, and the second end of the seventh control tube M7 is connected to the light emitting module 156, so as to be turned on under the control of the light emitting control end EM, and to receive the driving voltage from the fifth control tube M5 and transmit the driving voltage to the light emitting module 156, thereby driving the light emitting module 156 to emit light.
The light emitting module 156 includes a light emitting element D, an anode of the light emitting element D is connected to the second end of the seventh control tube M7, and a cathode of the light emitting element D is connected to the low voltage end VSS, for emitting light according to a voltage difference formed between the driving voltage and the low voltage end VSS.
In the embodiment of the application, the first ends of the switch tube and the control tube are the source electrode, the second ends are the drain electrodes, and of course, the switch tube and the control tube can also be arranged according to specific requirements, for example, the first ends are the drain electrodes, and the second ends are the source electrodes.
In an exemplary embodiment, the first control tube M1, the third control tube M3 and the fourth control tube M4 are N-type MOS tubes, where the third control tube M3 may be doped with a phosphorus element channel, or may be added to an IGZO process, and the IGZO process is to manufacture an NMOS tube with a low mobility by using indium gallium zinc oxide (indium gallium zinc oxide) as a substrate. By setting the first control tube M1, the third control tube M3 and the fourth control tube M4 as N-type MOS tubes and adopting the IGZO process, leakage current in the pixel unit can be effectively reduced, and thus power consumption of the pixel unit is reduced.
Referring to fig. 11, fig. 11 is a timing diagram of signal output in the pixel unit of fig. 9.
As shown in fig. 11, the pixel unit 15 performs image display including three successive stages, namely a first stage st1, a second stage st2 and a third stage st3, wherein in the first stage st1, the second output terminal NG (a-1) of the a-1 th scan driving unit outputs a second voltage signal V2 to control the first control tube M1 to be turned on so as to precharge the storage capacitor Cs, and then the first output terminal PG outputs a first voltage signal V1 to control the second control tube M2 to be turned on for resetting the light emitting element D.
In the second stage st2, the control end K outputs a high-level signal to control the second switching tube T2 to be turned on, so that the second output end NG outputs a second voltage signal V2 to control the third control tube M3 and the fourth control tube M4 to be turned on, and the data signal is transmitted to the storage capacitor Cs for storage through the third control tube M3, the fifth control tube M5 and the fourth control tube M4.
In the third stage st3, the emission control end EM outputs an emission control signal to control the sixth control tube M6 and the seventh control tube M7 to be turned on, and the driving voltage end VDD is electrically connected to the light emitting element D through the sixth control tube M6, the fifth control tube M5 and the seventh control tube M7 to drive the light emitting element D to emit light.
It is to be understood that the invention is not limited in its application to the examples described above, but is capable of modification and variation in light of the above teachings by those skilled in the art, and that all such modifications and variations are intended to be included within the scope of the appended claims.
Claims (9)
1. The display panel comprises a scanning driving circuit, a plurality of data lines extending along a first direction and sequentially arranged along a second direction, a plurality of scanning lines extending along the second direction and sequentially arranged along the first direction, and a plurality of pixel units arranged in an array, wherein the first direction is perpendicular to the second direction, and the scanning driving circuit is used for outputting scanning signals to the pixel units through the scanning lines so as to control the pixel units to receive the data signals from the data lines for image display;
The scanning driving circuit is characterized by comprising n scanning driving units which are sequentially cascaded, wherein each scanning driving unit is used for outputting at least one group of scanning signals to the pixel units through a first output end and a second output end, the scanning driving unit comprises a signal generating module and a signal adjusting module, the signal generating module is used for outputting first voltage signals to the signal adjusting module, the signal adjusting module is connected with the signal generating module and used for adjusting the first voltage signals, outputting the first voltage signals from the first output end and outputting second voltage signals from the second output end at different times, and the first voltage signals and the second voltage signals are used as a group of scanning signals to control the pixel units to display images; the signal adjustment module comprises a selection unit and a conversion unit, wherein the selection unit is connected with the signal generation module, the conversion unit, a control end and the first output end, and is used for receiving the first voltage signal from the signal generation module and outputting the first voltage signal through the first output end under the control of the control end or transmitting the first voltage signal to the conversion unit under the control of the control end; the conversion unit is connected to the second output end, and is used for converting the received first voltage signal into the second voltage signal and outputting the second voltage signal through the second output end.
2. The display panel of claim 1, wherein the selection unit includes a first switching tube and a second switching tube, a gate of the first switching tube is connected to the control terminal, a first end of the first switching tube is connected to the signal generation module, and a second end of the first switching tube is connected to the first output terminal, and is used for being turned on under control of the control terminal in a first stage to output the received first voltage signal through the first output terminal;
The grid electrode of the second switching tube is connected to the control end, the first end of the second switching tube is connected to the signal generation module, the second end of the second switching tube is connected to the conversion unit and used for being conducted under the control of the control end in a second stage so as to transmit the first voltage signal to the conversion unit, and the first stage and the second stage are two time periods set in time sequence and used for outputting the scanning signal in one scanning period in one frame of image display period.
3. The display panel according to claim 2, wherein a reference voltage is included between any two consecutive first voltage signals output by the signal generating module, the reference voltage lasting for a preset period of time, the reference voltage being greater than the first voltage signal;
The switching unit comprises a third switching tube, a fourth switching tube and an output node, wherein a grid electrode of the third switching tube is connected to a second end of the second switching tube, a first end of the third switching tube is connected to a first power end, a second end of the third switching tube is connected to the output node, and the third switching tube is used for being conducted when the second switching tube outputs the reference voltage so as to control the first power end to output the reference voltage to the output node through the third switching tube;
The grid electrode of the fourth switching tube is connected to the second end of the second switching tube, the first end of the fourth switching tube is connected to the second power end, the second end of the fourth switching tube is connected to the output node, and the fourth switching tube is used for being conducted when the second switching tube outputs the first voltage signal so as to control the second power end to output the second voltage signal to the output node through the fourth switching tube.
4. The display panel of claim 3, wherein the conversion unit further comprises a first capacitor connected between a low voltage terminal and an output node, the output node outputting a plurality of the second voltage signals for a first period of time, the first capacitor adjusting the second voltage signals to the second voltage signals for a second period of time and transmitting the second voltage signals to the second output terminal, wherein the second period of time is longer than the first period of time.
5. The display panel of any one of claims 1 to 4, wherein the pixel unit includes a reset precharge module, a data input module, a memory module and a driving module, a light emission control module and a light emitting module, the reset precharge module being connected to the driving module and the light emitting module for resetting the driving module and the light emitting module in a first stage, the reset precharge module being further connected to the memory module for precharging the memory module;
The data input module is connected with the storage module and is used for transmitting the received data signals to the storage module for storage through the driving module in the second stage, and the storage module is used for controlling the driving module to operate according to the data signals;
the driving module is connected with the light emitting module, the light emitting control module is connected with the driving module and the light emitting module, and the light emitting control module is used for controlling the driving module to drive the light emitting module to emit light in a third stage.
6. The display panel of claim 5, wherein,
In the a-th scanning driving unit, the reset pre-charging module comprises a first control tube and a second control tube, the storage module comprises a storage capacitor, the grid electrode of the first control tube is connected to the second output end of the a-1-th scanning driving unit, the first end of the first control tube is connected to a pre-charging source end, the second end of the first control tube is connected to the storage capacitor and is used for being conducted under the control of the second voltage signal of the a-1-th scanning driving unit so as to control the pre-charging source end to pre-charge the storage capacitor, a is more than 1 and less than or equal to n, and a is an integer;
The grid electrode of the second control tube is connected to the first output end, the first end of the second control tube is connected to the pre-charging source end, the second end of the second control tube is connected to the light-emitting module and is used for being conducted when the first output end outputs the first voltage signal so as to control the pre-charging source end to be electrically connected to the light-emitting module and reset the light-emitting module.
7. The display panel of claim 6, wherein the data input module includes a third control tube and a fourth control tube, the driving module includes a fifth control tube, a gate of the third control tube is connected to the second output terminal, a first end of the third control tube is connected to the data line, a second end of the third control tube is connected to a first end of the fifth control tube, and the third control tube is turned on under control of the second voltage signal output from the second output terminal to transmit the data signal in the data line to the first end of the fifth control tube;
The grid electrode of the fourth control tube is connected to the second output end, the first end of the fourth control tube is connected to the second end of the fifth control tube, the second end of the fourth control tube is connected to the storage capacitor, and the fourth control tube is used for conducting under the control of the second voltage signal so as to transmit the received data signal to the storage capacitor for storage;
The grid electrode of the fifth control tube is connected to the storage capacitor, the first end of the fifth control tube is connected to the third control tube, the second end of the fifth control tube is connected to the fourth control tube, and the fifth control tube is used for conducting under the control of the pre-charge voltage stored in the storage capacitor and the data signal and controlling the current flowing into the light emitting module according to the data signal.
8. The display panel according to claim 7, wherein the light emitting control module includes a sixth control tube and a seventh control tube, the light emitting module includes a light emitting element, a gate electrode of the sixth control tube is connected to a light emitting control end, a first end of the sixth control tube is connected to a driving power end, and a second end of the sixth control tube is connected to the first end of the fifth control tube, for being turned on under control of the light emitting control end to transmit a driving voltage output from the driving power end to the fifth control tube;
the grid electrode of the seventh control tube is connected to the light-emitting control end, the first end of the seventh control tube is connected to the second end of the fifth control tube, the second end of the seventh control tube is connected to the light-emitting element, and the seventh control tube is used for being conducted under the control of the light-emitting control end, receiving the driving voltage from the fifth control tube and transmitting the driving voltage to the light-emitting element so as to drive the light-emitting element to emit light.
9. A display device comprising a power supply module and a display panel according to any one of claims 1 to 8, wherein the power supply module is configured to supply a driving power for displaying an image on the display panel.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311485607.9A CN117316114B (en) | 2023-11-08 | 2023-11-08 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202311485607.9A CN117316114B (en) | 2023-11-08 | 2023-11-08 | Display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN117316114A CN117316114A (en) | 2023-12-29 |
| CN117316114B true CN117316114B (en) | 2024-10-01 |
Family
ID=89297465
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202311485607.9A Active CN117316114B (en) | 2023-11-08 | 2023-11-08 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN117316114B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112041921A (en) * | 2019-04-02 | 2020-12-04 | 京东方科技集团股份有限公司 | Shifting register unit and driving method thereof, grid driving circuit and display device |
| CN114446248A (en) * | 2020-10-30 | 2022-05-06 | 华为技术有限公司 | Grid driving circuit, display panel and display device |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202443724U (en) * | 2012-02-13 | 2012-09-19 | 京东方科技集团股份有限公司 | Display panel and scanning drive circuit thereof |
| CN104464595B (en) * | 2014-12-19 | 2017-02-01 | 京东方科技集团股份有限公司 | Scan drive circuit and display device |
| CN105118469B (en) * | 2015-09-25 | 2017-11-10 | 深圳市华星光电技术有限公司 | Scan drive circuit and the liquid crystal display device with the circuit |
| KR102588078B1 (en) * | 2016-11-21 | 2023-10-13 | 엘지디스플레이 주식회사 | Display Device |
| CN108230999B (en) * | 2018-02-01 | 2019-11-19 | 武汉华星光电半导体显示技术有限公司 | GOA circuit and OLED display |
| KR20210082904A (en) * | 2019-12-26 | 2021-07-06 | 엘지디스플레이 주식회사 | Gate driving circuit and display device using the same |
| CN113506534B (en) * | 2021-07-26 | 2022-09-09 | 武汉华星光电技术有限公司 | Display panel |
| CN115273756B (en) * | 2022-08-09 | 2024-09-06 | 惠科股份有限公司 | Driving circuit, driving method of driving circuit and display panel |
| CN116168656B (en) * | 2022-12-29 | 2024-11-08 | 惠科股份有限公司 | Array substrate and display panel |
-
2023
- 2023-11-08 CN CN202311485607.9A patent/CN117316114B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112041921A (en) * | 2019-04-02 | 2020-12-04 | 京东方科技集团股份有限公司 | Shifting register unit and driving method thereof, grid driving circuit and display device |
| CN114446248A (en) * | 2020-10-30 | 2022-05-06 | 华为技术有限公司 | Grid driving circuit, display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN117316114A (en) | 2023-12-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN114495829B (en) | Shifting register unit, driving method, grid driving circuit and display device | |
| CN100578588C (en) | Organic electroluminescent display device and method of driving the same | |
| CN108257549A (en) | Electroluminescent display | |
| CN110310594A (en) | A kind of display panel and display device | |
| US9626913B2 (en) | Current source circuit, a signal line driver circuit and a driving method thereof and a light emitting device | |
| CN105405395B (en) | A kind of dot structure, its driving method and related display apparatus | |
| CN100514419C (en) | Emission control driver and organic light emitting display device having the same and a logical or circuit | |
| CN104715723A (en) | Display device, and pixel circuit and drive method thereof | |
| CN111599313B (en) | Pixel driving circuit, driving method and display panel | |
| CN111243498B (en) | Pixel circuit, driving method thereof and display device | |
| CN108538249A (en) | Pixel-driving circuit and method, display device | |
| WO2021115458A1 (en) | Scan and light emission driving circuit, scan and light emission driving system, and display panel | |
| US11798482B2 (en) | Gate driver and organic light emitting display device including the same | |
| CN113450712B (en) | Pixel driving device and method of silicon-based light-emitting unit and display panel | |
| CN110349534A (en) | Pixel circuit and its driving method | |
| CN113436570A (en) | Pixel circuit, driving method thereof, display substrate and display device | |
| CN109686313B (en) | Pixel circuit, display panel and driving method of pixel circuit | |
| CN115966179A (en) | Display device | |
| CN115713915A (en) | Integrated gate drive circuit and display device | |
| US11521554B2 (en) | Gate driver circuit, display panel, display device, and driving method thereof | |
| CN113724640B (en) | Pixel driving circuit, driving method thereof, display panel and display device | |
| CN117316114B (en) | Display panel and display device | |
| CN115731865B (en) | Array substrate and display panel | |
| CN216623724U (en) | Pixel circuit and display panel | |
| CN114155813B (en) | Pixel circuit, driving method of pixel circuit and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |