[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

CN114974832B - Front end of stacked transformer and phased array transceiver - Google Patents

Front end of stacked transformer and phased array transceiver Download PDF

Info

Publication number
CN114974832B
CN114974832B CN202210784003.3A CN202210784003A CN114974832B CN 114974832 B CN114974832 B CN 114974832B CN 202210784003 A CN202210784003 A CN 202210784003A CN 114974832 B CN114974832 B CN 114974832B
Authority
CN
China
Prior art keywords
primary coil
secondary coil
transformer
coil
stacked
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210784003.3A
Other languages
Chinese (zh)
Other versions
CN114974832A (en
Inventor
朱伟
张剑
王燕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Jushu Technology Co ltd
Original Assignee
Beijing Jushu Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Jushu Technology Co ltd filed Critical Beijing Jushu Technology Co ltd
Priority to CN202210784003.3A priority Critical patent/CN114974832B/en
Publication of CN114974832A publication Critical patent/CN114974832A/en
Application granted granted Critical
Publication of CN114974832B publication Critical patent/CN114974832B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/288Shielding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/06Mounting, supporting or suspending transformers, reactors or choke coils not being of the signal type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/2804Printed windings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/30Fastening or clamping coils, windings, or parts thereof together; Fastening or mounting coils or windings on core, casing, or other support
    • H01F27/306Fastening or mounting coils or windings on core, casing or other support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/34Special means for preventing or reducing unwanted electric or magnetic effects, e.g. no-load losses, reactive currents, harmonics, oscillations, leakage fields
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/06Mounting, supporting or suspending transformers, reactors or choke coils not being of the signal type
    • H01F2027/065Mounting on printed circuit boards
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F27/00Details of transformers or inductances, in general
    • H01F27/28Coils; Windings; Conductive connections
    • H01F27/2804Printed windings
    • H01F2027/2809Printed windings on stacked layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Coils Or Transformers For Communication (AREA)

Abstract

The invention discloses a stacked transformer which comprises a first primary coil, a first secondary coil, a second primary coil and a second secondary coil which are horizontally stacked up and down and are packaged in a chip metal layer. The first primary coil and the first secondary coil are adjacent to form a first transformer, the second primary coil and the second secondary coil are adjacent to form a second transformer, the second transformer is arranged above or below the first transformer, the second primary coil is twisted from the middle to form a cross structure, the second secondary coil is twisted from the middle to form a cross structure corresponding to the shape of the second primary coil, two sides of a cross node of the cross structure form magnetic flux counteracting areas, and the area of each magnetic flux counteracting area is equal. The invention is suitable for the radio frequency transmitting branch and the receiving branch, and can stack transformers in the whole transmitting branch and the receiving branch together, and save most of the area of the chip on the premise of ensuring the same performance.

Description

Front end of stacked transformer and phased array transceiver
Technical Field
The invention relates to the technical field of radio frequency communication, in particular to a stacked transformer.
Background
With the existing radio frequency transceiver structure, magnetic coupling between transformers of a transmitter and a receiver can cause signal crosstalk between two branches, namely a transmitting branch and a receiving branch, so that a larger distance is needed between the two branches to reduce the magnetic coupling, and the transmitting branch and the receiving branch are independently arranged, which consumes a larger chip area and increases the cost.
Therefore, how to reduce the area occupied by the transformer in the chip on the premise of ensuring the performances of the transmitting branch and the receiving branch becomes the key point of technical problems to be solved and constant research for the technicians in the field.
Disclosure of Invention
In order to solve the technical problem that transformers of a transmitting branch and a receiving branch occupy excessive use areas of chips in the existing radio frequency communication field, the invention innovatively provides a stacked transformer, the area of the chips occupied by the transformers is reduced from the stacking angle, and the transformers in the whole transmitting branch and the receiving branch are stacked together, so that the aim of saving most areas of the chips is achieved on the premise of ensuring the same performance, and further the preparation cost is saved.
To achieve the above technical objective, an embodiment of the present invention discloses a stacked transformer, which includes a first primary coil, a first secondary coil, a second primary coil and a second secondary coil stacked horizontally up and down and encapsulated in a metal layer of a chip, wherein the first primary coil and the first secondary coil are adjacent to each other to form a first transformer, the second primary coil and the second secondary coil are adjacent to each other to form a second transformer, the second transformer is located above or below the first transformer, the second primary coil is twisted from the middle to form a cross structure, the second secondary coil is twisted from the middle to form a cross structure corresponding to the shape of the second primary coil, two sides of a cross node of the cross structure form magnetic flux cancellation areas, and the area of each magnetic flux cancellation area is equal.
Further, the stacked transformer of the present invention, wherein the cross structure comprises a plurality of 8-shaped structures to form a plurality of magnetic flux canceling areas, the number of the magnetic flux canceling areas being 2 or a multiple of 2.
Further, in the stacked transformer of the present invention, the first primary coil, the first secondary coil, the second primary coil and the second secondary coil each have two connection ports, the two connection ports of the first primary coil and the second primary coil are located at the same side, and the two connection ports of the first secondary coil and the second secondary coil are located at the same side.
Further, the stacked transformer of the present invention, wherein the first primary coil and the first secondary coil are arranged centrally symmetrically, and the second primary coil and the second secondary coil are arranged centrally symmetrically.
Further, according to the stacked transformer, the number of turns of the second primary coil and the number of turns of the second secondary coil are set to be multiple, and the multiple turns of the second primary coil and the multiple turns of the second secondary coil are all arranged in an 8-shaped folding manner in the metal layer where the second primary coil and the second secondary coil are located.
Furthermore, according to the stacked transformer, the cross nodes of the cross structures are connected at different metal layers through the layer-channeling connecting lines, so that the 8-shaped structures are connected into a whole.
Further, in the stacked transformer of the present invention, the first primary coil and the second primary coil are in the same metal layer in an embedded manner, the first secondary coil is in the metal layer above the first primary coil, the second secondary coil is in the metal layer below the first primary coil, the layer-by-layer connection line of the second primary coil is in the metal layer below the first secondary coil, and the layer-by-layer connection line of the second secondary coil is in the metal layer below the second secondary coil.
The invention also provides a front end of the phased array transceiver, which comprises the stacked transformers, wherein the front end takes the first transformer as a transmitting branch and takes the second transformer as a receiving branch or takes the second transformer as a transmitting branch and takes the first transformer as a receiving branch.
Further, the front end of the phased array transceiver comprises a plurality of stacked transformers, wherein transmitting branches of two adjacent stacked transformers are connected through a power amplifier, and receiving branches of two adjacent stacked transformers are connected through a low noise amplifier.
Further, the front end of the phased array transceiver of the invention, wherein the power amplifier and the low noise amplifier are stacked horizontally and share a packaging area.
The beneficial effects of the invention are as follows: the first primary coil, the first secondary coil, the second primary coil and the second secondary coil are horizontally stacked up and down and are packaged in the metal layer of the chip. The first primary coil and the first secondary coil are adjacent to form a first transformer, the second primary coil and the second secondary coil are adjacent to form a second transformer, the second transformer is positioned above or below the first transformer, and the first transformer or the second transformer is selected as a corresponding transmitting branch or receiving branch, so that transformers in the whole transmitting branch and the receiving branch can be stacked together, and the problem that the transformers occupy an overlarge chip area is solved; and the second primary coil is twisted from the middle to form a cross structure, the second secondary coil is twisted from the middle to form a cross structure corresponding to the shape of the second primary coil, the two sides of a cross node of the cross structure form magnetic flux counteracting areas, and the area of each magnetic flux counteracting area is equal, so that the second primary coil and the second secondary coil can self counteract the magnetic coupling between the second primary coil and the first primary coil or the first secondary coil, the transmitting branch and the receiving branch are not affected, and the performance of the second primary coil and the receiving branch is not affected.
Drawings
FIG. 1 is a schematic diagram of a stacked transformer according to the present invention;
Fig. 2 is a schematic diagram of an exploded structure of a stacked transformer according to the present invention (the second primary coil and the second secondary coil are arranged in 2 turns);
fig. 3 is a schematic diagram of the front end of a phased array transceiver according to the present invention.
Detailed Description
A stacked transformer of the present invention will be explained and illustrated in detail with reference to the drawings.
As shown in fig. 1, an embodiment of the present invention discloses a stacked transformer, which specifically includes a first primary coil 1, a first secondary coil 2, a second primary coil 3, and a second secondary coil 4 stacked horizontally up and down and encapsulated in a metal layer of a chip. The first primary coil 1 and the first secondary coil 2 are adjacent to form a first transformer, the second primary coil 3 and the second secondary coil 4 are adjacent to form a second transformer, the second transformer is positioned on the upper side or the lower side of the first transformer, and the first transformer or the second transformer is selected as a corresponding transmitting branch or a corresponding receiving branch, so that transformers in the whole transmitting branch and the receiving branch can be stacked together to share the packaging area of a chip, and the problem that the transformer occupies an excessive chip area is solved. The first primary coil 1 and the first secondary coil 2 can be rectangular in shape, the second primary coil 3 and the second primary coil 4 are nested in the area surrounded by the first primary coil 1 or the first secondary coil 2 in the vertical direction, the core area can be 0.195mm 2 in such a setting, the final use area is only 40% or even 25% of the occupation area in the traditional setting, and a wider bandwidth and higher gain can be provided compared with the traditional transformer.
And the second primary coil 3 is twisted from the middle to form a crossing structure, and the second secondary coil 4 is twisted from the middle to form a crossing structure corresponding to the shape of the second primary coil 3 (i.e., an 8-shaped structure as shown in fig. 1 and 2), and magnetic flux canceling areas 5 are formed on both sides of a crossing node of the crossing structure (i.e., left and right half spaces of the 8-shaped structure as shown in fig. 1 and 2), and the areas of the magnetic flux canceling areas 5 and each magnetic flux canceling area 5 are equal. Under actual working conditions, magnetic coupling generated by current in the first primary coil 1 can be induced and transmitted by the first secondary coil 2, and because the second primary coil 3 is arranged in a crossed structure, the magnetic fluxes in the left and right parts are equal in size and opposite in direction, and the magnetic fluxes are mutually offset, so that the purpose of eliminating the magnetic coupling is achieved. Also, the first secondary coil 2 does not affect the second secondary coil 4; the magnetic flux generated by the current in the second primary coil 3 is induced and normally transferred by the second primary coil 4, and the magnetic coupling of the upper half-turn and the lower half-turn can be cancelled due to the crossed structure of the second primary coil 3 and the second secondary coil 4. Therefore, the second secondary coil 4 of the second primary coil 3 can self-offset the magnetic coupling between the second secondary coil 4 and the first primary coil 1 or the first secondary coil 2, so that the mutual influence between a transmitting branch and a receiving branch in practical application is avoided, and the performance of the second secondary coil is not influenced.
In a specific embodiment, the cross structure comprises a plurality of 8-shaped structures, so as to form a plurality of magnetic flux counteracting areas 5, namely, the second primary coil 3 and the second secondary coil 4 are twisted for a plurality of times, the number of the magnetic flux counteracting areas 5 is 2 or a multiple of 2, a plurality of 8-shaped structures are formed, and compared with one 8-shaped structure, the area of the magnetic flux counteracting areas 5 on two sides of a cross node of the cross structure can be reduced, and the small-area and compact magnetic flux counteracting areas 5 can be increased to adapt to a coil with a longer length without enlarging the occupied area.
As shown in fig. 1, in a specific embodiment, the first primary coil 1, the first secondary coil 2, the second primary coil 3 and the second secondary coil 4 each have two connection ports, so that the two connection ports of the first primary coil 1 and the second primary coil 3 are located on the same side (i.e., four connection ports located at the left end of the black frame in fig. 1, wherein the upper and lower connection ports are two connection ports of the first primary coil 1, the middle two connection ports are two connection ports of the second primary coil 2), the two connection ports of the first secondary coil 2 and the second secondary coil 4 are located on the same side (i.e., four connection ports located at the right end of the black frame in fig. 1, wherein the upper and lower connection ports are two connection ports of the first secondary coil 2, and the middle two connection ports of the second secondary coil 4), and the two connection ports of the first primary coil 1 are located opposite to the two connection ports of the first secondary coil 2 (i.e., the first primary coil 1 and the first secondary coil 2 are arranged centrally symmetrically, and the second primary coil 3 and the second secondary coil 4 are arranged centrally symmetrically). The arrangement can make the structure more compact, save the use area and simplify the preparation process.
As shown in fig. 1 and in combination with fig. 2, in order to avoid contact with the second primary coil 3 and the second secondary coil 4 when crossing, and thus affect overall performance, the crossing nodes of the 8-shaped structures are connected in different metal layers through the layer-crossing connecting wires 6, so that the 8-shaped structures are connected into a whole.
In a specific embodiment, as shown in fig. 2, the second primary coil 3 and the second secondary coil 4 are located in different metal layers, and the number of turns of the second primary coil 3 and the second secondary coil 4 are set to be multiple turns, and the multiple turns of the second primary coil and the second secondary coil 4 are all arranged in a 8-shaped folded manner in the metal layer where they are located. In more detail, fig. 1 shows a case where the second primary coil 3 and the second secondary coil 4 are provided in 1 turn; fig. 2 shows a case where the second primary coil 3 and the second secondary coil 4 are provided in 2 turns. Taking fig. 2 as an example, the specific arrangement mode of the 8-shaped folding arrangement is as follows: firstly, the coil is folded into two 8-shaped structures, then the coil is folded in half from the middle of the two 8-shaped structures, then the folded coil is tiled on one metal layer of the chip by adjusting the wiring direction, and the crossing part is connected by the space of the adjacent metal layers through the layer-channeling connecting wire 6. The number of turns of the coil is determined by the number of the 8-shaped structures, and the number of turns is more than the number of the 8-shaped structures. By adopting the arrangement mode, the occupied area in the original length direction can be changed to the inner ring of the metal layer where the transformer is positioned, and the area of the chip occupied by the transformer is further reduced.
As shown in fig. 2, in order to further reduce the area of the chip occupied by the transformer and to avoid a transient increase in the chip volume. The first primary coil 1 and the second primary coil 3 are in the same metal layer in an embedded mode, and the first secondary coil 2 is in the metal layer above the first primary coil 1; and the second secondary coil 4 is positioned in the metal layer below the first primary coil 1, the layer-shifting connecting wire 6 of the second primary coil 3 is positioned in the metal layer below the first secondary coil 2, and the layer-shifting connecting wire 6 of the second secondary coil 4 is positioned in the metal layer below the second secondary coil 4, so that three-quarters of the chip occupation area is saved compared with the existing mode of independently arranging the transmitting branch and the receiving branch.
As shown in fig. 3, the embodiment of the present invention further provides a front end of a phased array transceiver, where the front end may use a first transformer as a transmitting branch and a second transformer as a receiving branch, and may use the second transformer as a transmitting branch and the first transformer as a receiving branch by applying the stacked transformers in the above embodiment. The front end comprises a plurality of stacked transformers, the transmitting branches of two adjacent stacked transformers are connected through a power amplifier 7, and the receiving branches of two adjacent stacked transformers are connected through a low noise amplifier 8. The area of the front end can be directly halved by adopting the stacked transformer, the power amplifier 7 and the low noise amplifier 8 are stacked up and down to share the packaging area, and the area of the front end can be directly halved compared with the front end of the traditional phased array receiving transceiver, so that the whole area of a chip is reduced, and the manufacturing cost is saved.
In the description of the present invention, it should be understood that the orientations or positional relationships indicated by the terms "center", "length", "width", "upper", "lower", "front", "rear", "left", "right", etc., are based on the orientations or positional relationships shown in the drawings, are merely for convenience in describing the present invention and simplifying the description, and do not indicate or imply that the devices or elements referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present invention.
In the present invention, unless specifically stated and limited otherwise, the terms "mounted," "connected," "secured," and the like are to be construed broadly, and may be, for example, fixedly attached, detachably attached, or integrally formed; can be mechanically or electrically connected; either directly or indirectly, through intermediaries, or both, may be in communication with each other or in interaction with each other, unless expressly defined otherwise. The specific meaning of the above terms in the present invention can be understood by those of ordinary skill in the art according to the specific circumstances.
Furthermore, the terms "first," "second," and the like, are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implying a number of technical features being indicated. Thus, a feature defining "a first", "a second" or the like may include at least one such feature, either explicitly or implicitly. In the description of the present invention, the meaning of "plurality" means at least two, for example, two, three, etc., unless specifically defined otherwise.
The above description is only of the preferred embodiments of the present invention, and is not intended to limit the invention, but any modifications, equivalents, and simple improvements made within the spirit of the present invention should be included in the scope of the present invention.

Claims (6)

1. A stacked transformer, characterized by: the magnetic flux compensation device comprises a first primary coil, a first secondary coil, a second primary coil and a second secondary coil which are horizontally stacked up and down and are packaged in a chip metal layer, wherein the first primary coil and the first secondary coil are adjacent to form a first transformer, the second primary coil and the second secondary coil are adjacent to form a second transformer, the second transformer is positioned above or below the first transformer, the second primary coil is twisted from the middle to form an 8-shaped cross structure, the second secondary coil is twisted from the middle to form a cross structure corresponding to the shape of the second primary coil, two sides of a cross node of the cross structure form magnetic flux compensation areas, and the area of each magnetic flux compensation area is equal; connecting different metal layers at the cross nodes of the 8-shaped cross structure through cross layer connecting wires;
The first primary coil, the first secondary coil, the second primary coil and the second secondary coil are respectively provided with two connecting ports, and the two connecting ports of the second primary coil and the two connecting ports of the second secondary coil are respectively led out from one side of a crossing node of each crossing structure; the two connection ports of the first primary coil and the two connection ports of the second primary coil are positioned on the same side, and the two connection ports of the first secondary coil and the two connection ports of the second secondary coil are positioned on the same side; the two connection ports of the first primary coil and the two connection ports of the first secondary coil are arranged opposite to each other; the two connection ports of the second primary coil are arranged opposite to the two connection ports of the second secondary coil; the first primary coil and the first secondary coil are arranged in a central symmetry manner, and the second primary coil and the second secondary coil are arranged in a central symmetry manner;
the number of turns of the second primary coil and the second secondary coil is multiple, each turn of coil comprises an 8-shaped cross structure, and the multiple turns of coils share the same two connecting ports.
2. A stacked transformer as claimed in claim 1, wherein: the cross structure includes a plurality of 8-shaped structures to form a plurality of magnetic flux cancellation areas, the number of magnetic flux cancellation areas being a multiple of 2.
3. A stacked transformer as claimed in claim 1, wherein: the first primary coil and the second primary coil are in the same metal layer in an embedded mode, the first secondary coil is in the metal layer above the first primary coil, the second secondary coil is in the metal layer below the first primary coil, the layer-shifting connecting wire of the second primary coil is in the metal layer below the first secondary coil, and the layer-shifting connecting wire of the second secondary coil is in the metal layer below the second secondary coil.
4. A front end of a phased array transceiver, characterized by: comprising a stacked transformer according to any of claims 1-3, the front end having a first transformer as a transmitting branch and a second transformer as a receiving branch; or the second transformer is used as a transmitting branch and the first transformer is used as a receiving branch.
5. A front end for a phased array transceiver as claimed in claim 4, wherein: the front end comprises a plurality of stacked transformers, wherein the transmitting branches of two adjacent stacked transformers are connected through a power amplifier, and the receiving branches of two adjacent stacked transformers are connected through a low-noise amplifier.
6. A front end for a phased array transceiver as claimed in claim 5, wherein: the power amplifier shares a package area with the low noise amplifier stacked horizontally up and down.
CN202210784003.3A 2022-07-05 2022-07-05 Front end of stacked transformer and phased array transceiver Active CN114974832B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210784003.3A CN114974832B (en) 2022-07-05 2022-07-05 Front end of stacked transformer and phased array transceiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210784003.3A CN114974832B (en) 2022-07-05 2022-07-05 Front end of stacked transformer and phased array transceiver

Publications (2)

Publication Number Publication Date
CN114974832A CN114974832A (en) 2022-08-30
CN114974832B true CN114974832B (en) 2024-08-23

Family

ID=82967843

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210784003.3A Active CN114974832B (en) 2022-07-05 2022-07-05 Front end of stacked transformer and phased array transceiver

Country Status (1)

Country Link
CN (1) CN114974832B (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7521890B2 (en) * 2005-12-27 2009-04-21 Power Science Inc. System and method for selective transfer of radio frequency power
CN107210126A (en) * 2014-09-11 2017-09-26 奥克兰联合服务有限公司 Flux coupling structure with controlled flux cancellation
JP2020043178A (en) * 2018-09-07 2020-03-19 株式会社東芝 Transformer and signal transmission system

Also Published As

Publication number Publication date
CN114974832A (en) 2022-08-30

Similar Documents

Publication Publication Date Title
US6396362B1 (en) Compact multilayer BALUN for RF integrated circuits
US10447230B2 (en) Transformer of the balanced-unbalanced type
TWI445330B (en) Transceiver having an on-chip co-transformer
US7164339B2 (en) Integrated transformer with stack structure
US20030001709A1 (en) Multiple-interleaved integrated circuit transformer
EP0855794B1 (en) Broadband impedance matching transformers
US20110175783A1 (en) Multilayer antenna
CN103378394A (en) Transformer-based directional coupler
CN114974832B (en) Front end of stacked transformer and phased array transceiver
US12021497B2 (en) Balun
CN110957567A (en) Dual-polarization duplex oscillator and antenna
CN210926308U (en) Dual-polarization duplex oscillator and antenna
JP6791465B2 (en) Antenna device
CN103378393B (en) A kind of integrated directional coupler based on printed circuit board (PCB)
US20180190423A1 (en) Common mode choke coil
US6215386B1 (en) Coil device
WO2012144360A1 (en) High frequency transformer, high frequency components and communication terminal apparatus
JP5776297B2 (en) High frequency transformer, high frequency component and communication terminal device
CN215896088U (en) Filter circuit module, filter circuit element, filter circuit, and communication device
CN210723352U (en) Compact MIMO antenna system based on connecting wire
CN209963209U (en) Balun transformer
JP5682766B2 (en) Directional coupler and wireless communication device
CN220829956U (en) Electromagnetic coupler and power conversion circuit
JP3200501B2 (en) Noise-prevention type multi-strip conversion connector
JP7574160B2 (en) Isolation Devices and Isolators

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant