CN114755961A - Control system of aging test box - Google Patents
Control system of aging test box Download PDFInfo
- Publication number
- CN114755961A CN114755961A CN202210670529.9A CN202210670529A CN114755961A CN 114755961 A CN114755961 A CN 114755961A CN 202210670529 A CN202210670529 A CN 202210670529A CN 114755961 A CN114755961 A CN 114755961A
- Authority
- CN
- China
- Prior art keywords
- signal connection
- signal
- unit
- test box
- control system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/25—Pc structure of the system
- G05B2219/25257—Microcontroller
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The invention discloses a control system of an aging test box, which comprises the aging test box, an upper computer and a lower computer in signal connection with the upper computer, wherein the aging test box comprises an oven and a driving unit electrically connected with the oven; the upper computer comprises a CPU unit, a TCP unit and a sqlite unit, wherein the TCP unit and the sqlite unit are respectively in signal connection with the CPU unit; the lower computer comprises a user layer, an application layer and a communication layer which are in signal connection with each other through an axi bus, the user layer comprises a Linux system, the application layer comprises an updating module and a scanning module which are in signal connection with each other, the communication layer comprises a zynq network module and a network interface which are in signal connection with each other, and the network interface comprises a lvds driver which is used for transmitting an axi bus signal to a low-voltage differential signal interface. It can access the signal board register quickly and control the signal board function easily.
Description
Technical Field
The invention relates to the technical field of communication, in particular to a control system of an aging test box.
Background
The aging test box can test the aging state of a tested device, is widely applied in the electronic field or the semiconductor field, and is provided with a control system to control the aging test box so as to realize automation.
And the control system of present aging testing case, the user does not visit the signal board register well, and is difficult for realizing the call of signal board function. A few of the signal boards can be easily controlled, but the signal transmission speed is slow, which is not favorable for realizing fast control.
Disclosure of Invention
To overcome the disadvantages of the prior art, it is an object of the present invention to provide a control system for a burn-in box, which can quickly access a semaphore register and easily control the function of the semaphore.
The purpose of the invention is realized by adopting the following technical scheme:
the utility model provides a control system of aging testing case, including aging testing case, host computer and with host computer signal connection's next computer, aging testing case include the oven and with oven electric connection's drive unit, its characterized in that:
the upper computer comprises a CPU unit, a TCP unit and a sqlite unit, the TCP unit and the sqlite unit are respectively in signal connection with the CPU unit, and the TCP unit comprises a TCP/IP protocol module used for being in signal connection with the lower computer, a TCP modbus protocol module used for being in signal connection with the oven and an RS232 serial port protocol module used for being in signal connection with the driving unit;
The lower computer comprises an axi bus, a user layer, an application layer and a communication layer, wherein the user layer, the application layer and the communication layer are in signal connection with each other through the axi bus, the user layer comprises a Linux system, the application layer comprises an updating module and a scanning module which are in signal connection with each other, the communication layer comprises a zynq network module and a low-voltage differential signal network interface which are in signal connection with each other, and the network interface comprises a lvds driver used for transmitting an axi bus signal to the low-voltage differential signal interface.
Preferably, the zynq network module further comprises a zynq chip, and the lvds driver is in signal connection with the zynq chip.
Preferably, the linux system comprises a plurality of shell tools for controlling the ovens, and the user floor controls the ovens through the shell tools.
Preferably, the zynq chip comprises a ps terminal and a pl terminal in signal connection with the ps terminal, and the ps terminal comprises an ARM processor.
Preferably, the ps-side further comprises a first address area for data interaction with the Linux system and a second address area for storing configuration data and vector signals of the oven.
Preferably, the memories of the first address area and the second address area are both 500M, and the zynq network module is in signal connection with the upper computer through the second address area.
Preferably, the pl end comprises an FPGA signal board, the network interface is in signal connection with the ps end, and the application layer accesses the FPGA signal board through the lvds driver.
Preferably, the FPGA signal board includes a register, and the user layer accesses the register through the lvds driver.
Preferably, the upper computer is a PC (personal computer) which comprises a display screen, the upper computer stores data through the sqlite unit, and the upper computer views the data through the display screen.
Preferably, the update module further includes a firmware process representing the oven process, the scan module includes a description file describing an item to be scanned of the oven, the update module updates the firmware process, and the scan module scans the status information of the oven according to the description file.
Compared with the prior art, the invention has the beneficial effects that:
according to the control system of the aging test box, the user layer, the application layer and the communication layer of the lower computer are in signal connection through the axi bus, and the axi bus can reduce delay and improve the transmission speed of signals;
and the network interface comprises an lvds driver for transmitting the axi bus signals to the low-voltage differential signal interface, and the lvds driver facilitates the user layer to safely access the register of the signal board and conveniently realize the control of the function of the signal board.
Drawings
FIG. 1 is a block diagram of the principle structure of the present invention;
FIG. 2 is a block diagram of a TCP unit according to the present invention;
FIG. 3 is a block diagram of the structure of the user layer of the present invention;
FIG. 4 is a block diagram of the architecture of the application layer of the present invention;
FIG. 5 is a block diagram of the architecture of the communication layer of the present invention;
FIG. 6 is a block diagram of the structure of the zynq chip of the present invention;
fig. 7 shows the structure frame of ps terminal of the present invention.
Detailed Description
So that the manner in which the features and advantages of the invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.
As shown in fig. 1, the control system of an aging test box disclosed in the present application includes an aging test box, an upper computer, and a lower computer in signal connection with the upper computer, where the aging test box includes an oven and a driving unit electrically connected to the oven, the upper computer includes a CPU unit, a TCP unit, and a sqlite unit, the TCP unit and the sqlite unit are in signal connection with the CPU unit, respectively, the TCP unit includes a TCP/IP protocol module in signal connection with the lower computer, a TCP modbus protocol module in signal connection with the oven, and an RS232 serial port protocol module in signal connection with the driving unit; the lower computer comprises an axi bus, a user layer, an application layer and a communication layer, wherein the user layer, the application layer and the communication layer are in signal connection with each other through the axi bus, the user layer comprises a Linux system, the application layer comprises an updating module and a scanning module which are in signal connection with each other, the communication layer comprises a zynq network module and a low-voltage differential signal network interface which are in signal connection with each other, and the network interface comprises a lvds driver which is used for transmitting signals of the axi bus to the low-voltage differential signal interface.
In the above embodiment, the upper computer generates a test instruction through the CPU unit, the test instruction is sent to the communication layer of the lower computer or the oven through the TCP unit, the communication layer generates a test signal according to the instruction and sends the test signal to the oven or the application layer, the oven tests the chip to be tested according to the test signal, and the communication layer can also feed back the tested feedback information to the application layer or the sqlite unit for storage, sorting and analysis; the application layer can scan and update data of the oven according to the test signal; the user layer is convenient for the user to control the communication layer and control the test.
The Linux system is convenient to operate, the driving unit can convert an instruction sent by an upper computer or a lower computer into a control signal which can be executed by the oven, the TCP unit is convenient to transmit the signal, the zynq network module is more beneficial to information processing and embedded application, a user layer, an application layer and a communication layer of the lower computer are in signal connection through an axi bus, and the axi bus can reduce signal delay and improve the transmission speed of the signal; and the network interface comprises an lvds drive for transmitting the axi bus signals to the low-voltage differential signal interface, and the lvds drive is convenient for a user layer to safely access a register of the signal board and conveniently realize the control of the functions (functions of transmitting, reading and writing data, setting and the like) of the signal board. The aging test box also comprises a UPS power supply which can provide uninterrupted power supply for the oven.
As shown in fig. 1 to 4, in a preferred embodiment of the present application, the upper computer is a PC, the PC includes a display screen, the upper computer stores data through the sqlite unit, and the upper computer views the data through the display screen. The linux system comprises a plurality of shell tools for controlling the ovens, and the user floor controls the ovens through the shell tools. The updating module further comprises a firmware process for representing the oven process, the scanning module comprises a description file for describing the oven state, the updating module updates the firmware process, and the scanning module scans the state information of the oven according to the description file.
In the above embodiment, the sqlite is a lightweight database, the display screen displays data by tabulation, and the shell tool can be a script or various software for operating the oven (heating temperature, reading data or turning on, etc.); the firmware process is an operation process (an aging process or a test process) of each component (an aging board and a drive board) in the oven, the description file is an electronic file describing the temperature, the test time and a power supply waiting scanning item of the oven, and the scanning comprises reading or collecting.
In a preferred embodiment, as shown in fig. 5-7, the zynq network module further includes a zynq chip, and the lvds driver is in signal connection with the zynq chip. The zynq chip comprises a ps end and a pl end connected with the ps end in a signal mode, and the ps end comprises an ARM processor. The ps-side further comprises a first address area used for data interaction with the Linux system and a second address area used for storing configuration data and vector signals of the oven. The memories of the first address area and the second address area are both 500M, and the zynq network module is in signal connection with the upper computer through the second address area. The pl end comprises an FPGA signal board, the network interface is in signal connection with the ps end, and the application layer accesses the FPGA signal board through the lvds drive. The FPGA signal board comprises a register, and the user layer accesses the register through the lvds driver.
In the above embodiment, the zynq chip is optimally a zynq7000 chip, and the zynq7000 chip integrates the software programmability of the ARM processor and the hardware programmability of the FPGA, so that not only can important analysis and hardware acceleration be realized, but also the functions of the CPU, the DSP, the ASSP and the mixed signal are highly integrated on a single device. The lvds drive can realize fast transmission of data and has good anti-interference performance. The upper computer can access the second address area by using a network. Because the application layer can access the FPGA signal board through the lvds driver, the application layer can access data of a pl end from the ps end. Because the user layer accesses the FPGA signal board register through the lvds drive, the user layer can send vector signals to the FPGA signal board and can control the function (output or read-write function) of the FPGA signal board.
In the control system of the aging test box, the user layer, the application layer and the communication layer of the lower computer are in signal connection through the axi bus, and the axi bus can reduce delay and improve the transmission speed of signals; and the network interface comprises an lvds driver for transmitting the axi bus signals to the low-voltage differential signal interface, and the lvds driver facilitates the user layer to safely access the register of the signal board, so that the control of each function of the signal board can be realized.
The foregoing shows and describes the general principles, principal features and advantages of the invention. It will be understood by those skilled in the art that the present invention is not limited to the embodiments described above, which are given by way of illustration of the principles of the present invention, and that various changes and modifications may be made without departing from the spirit and scope of the invention as defined by the appended claims. The scope of the invention is defined by the appended claims and equivalents thereof.
Claims (10)
1. The utility model provides a control system of aging testing case, including aging testing case, host computer and with host computer signal connection's next computer, aging testing case include the oven and with oven electric connection's drive unit, its characterized in that: the upper computer comprises a CPU unit, a TCP unit and a sqlite unit, the TCP unit and the sqlite unit are respectively in signal connection with the CPU unit, and the TCP unit comprises a TCP/IP protocol module for signal connection with the lower computer, a TCP modbus protocol module for signal connection with the oven and an RS232 serial port protocol module for signal connection with the driving unit; the lower computer comprises an axi bus, a user layer, an application layer and a communication layer, wherein the user layer, the application layer and the communication layer are in signal connection with each other through the axi bus, the user layer comprises a Linux system, the application layer comprises an updating module and a scanning module which are in signal connection with each other, the communication layer comprises a zynq network module and a low-voltage differential signal network interface which are in signal connection with each other, and the network interface comprises a lvds driver which is used for transmitting signals of the axi bus to the low-voltage differential signal interface.
2. The control system of the burn-in test box of claim 1, wherein: the zynq network module further comprises a zynq chip, and the lvds driver is in signal connection with the zynq chip.
3. The control system of the burn-in test box of claim 2, wherein: the linux system comprises a plurality of shell tools for controlling the ovens, and the user floor controls the ovens through the shell tools.
4. The control system of the burn-in test box of claim 3, wherein: the zynq chip comprises a ps end and a pl end connected with the ps end in a signal mode, and the ps end comprises an ARM processor.
5. The control system of the burn-in test box of claim 4, wherein: the ps terminal further comprises a first address area used for data interaction with the Linux system and a second address area used for storing configuration data and vector signals of the oven.
6. The control system of the burn-in test box of claim 5, wherein: the memories of the first address area and the second address area are both 500M, and the zynq network module is in signal connection with the upper computer through the second address area.
7. The control system of the burn-in test box of claim 6, wherein: the pl end comprises an FPGA signal board, the network interface is in signal connection with the ps end, and the application layer accesses the FPGA signal board through the lvds drive.
8. The control system of the burn-in test box of claim 7, wherein: the FPGA signal board comprises a register, and the user layer accesses the register through the lvds driver.
9. The control system of the burn-in test box of claim 1, wherein: the upper computer is a PC (personal computer) which comprises a display screen, the upper computer stores data through the sqlite unit, and the upper computer checks the data through the display screen.
10. The control system of the burn-in test box of claim 1, wherein: the updating module further comprises a firmware process representing the oven process, the scanning module comprises a description file describing an item to be scanned of the oven, the updating module updates the firmware process, and the scanning module scans the state information of the oven according to the description file.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210670529.9A CN114755961A (en) | 2022-06-15 | 2022-06-15 | Control system of aging test box |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210670529.9A CN114755961A (en) | 2022-06-15 | 2022-06-15 | Control system of aging test box |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114755961A true CN114755961A (en) | 2022-07-15 |
Family
ID=82336585
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210670529.9A Pending CN114755961A (en) | 2022-06-15 | 2022-06-15 | Control system of aging test box |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114755961A (en) |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102608450A (en) * | 2012-02-24 | 2012-07-25 | 江苏凌创电气自动化股份有限公司 | Testing and verifying system appropriate for intelligent transformer substation and verifying method |
| US20170164223A1 (en) * | 2014-06-23 | 2017-06-08 | Zte Corporation | Ageing detection method and device |
| CN108259842A (en) * | 2018-03-28 | 2018-07-06 | 西安电子科技大学 | Image transmitting and acquisition verification system based on Zynq |
| CN108519146A (en) * | 2018-03-29 | 2018-09-11 | 中国人民解放军国防科技大学 | Optical fiber vector hydrophone demodulation system based on ZYNQ series FPGA |
| CN109406916A (en) * | 2018-12-14 | 2019-03-01 | 武汉精鸿电子技术有限公司 | A kind of test platform for semiconductor memory ageing tester |
| CN112669897A (en) * | 2019-10-16 | 2021-04-16 | 杭州可靠性仪器厂 | Aging testing device |
| CN213279672U (en) * | 2020-09-10 | 2021-05-25 | 中科院计算技术研究所南京移动通信与计算创新研究院 | Satellite communication system testing device |
| CN113253102A (en) * | 2021-06-22 | 2021-08-13 | 浙江杭可仪器有限公司 | Large capacity aging testing case |
| CN113628521A (en) * | 2021-07-12 | 2021-11-09 | 成都理工大学 | Nuclear detection simulation device based on nanosecond light source and nuclear signal inversion technology |
| CN114005458A (en) * | 2021-11-22 | 2022-02-01 | 中国电子科技集团公司信息科学研究院 | Voice noise reduction method and system based on pipeline architecture and storage medium |
| CN114554155A (en) * | 2022-02-25 | 2022-05-27 | 北京机电工程研究所 | Remote image acquisition device |
-
2022
- 2022-06-15 CN CN202210670529.9A patent/CN114755961A/en active Pending
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102608450A (en) * | 2012-02-24 | 2012-07-25 | 江苏凌创电气自动化股份有限公司 | Testing and verifying system appropriate for intelligent transformer substation and verifying method |
| US20170164223A1 (en) * | 2014-06-23 | 2017-06-08 | Zte Corporation | Ageing detection method and device |
| CN108259842A (en) * | 2018-03-28 | 2018-07-06 | 西安电子科技大学 | Image transmitting and acquisition verification system based on Zynq |
| CN108519146A (en) * | 2018-03-29 | 2018-09-11 | 中国人民解放军国防科技大学 | Optical fiber vector hydrophone demodulation system based on ZYNQ series FPGA |
| CN109406916A (en) * | 2018-12-14 | 2019-03-01 | 武汉精鸿电子技术有限公司 | A kind of test platform for semiconductor memory ageing tester |
| CN112669897A (en) * | 2019-10-16 | 2021-04-16 | 杭州可靠性仪器厂 | Aging testing device |
| CN213279672U (en) * | 2020-09-10 | 2021-05-25 | 中科院计算技术研究所南京移动通信与计算创新研究院 | Satellite communication system testing device |
| CN113253102A (en) * | 2021-06-22 | 2021-08-13 | 浙江杭可仪器有限公司 | Large capacity aging testing case |
| CN113628521A (en) * | 2021-07-12 | 2021-11-09 | 成都理工大学 | Nuclear detection simulation device based on nanosecond light source and nuclear signal inversion technology |
| CN114005458A (en) * | 2021-11-22 | 2022-02-01 | 中国电子科技集团公司信息科学研究院 | Voice noise reduction method and system based on pipeline architecture and storage medium |
| CN114554155A (en) * | 2022-02-25 | 2022-05-27 | 北京机电工程研究所 | Remote image acquisition device |
Non-Patent Citations (1)
| Title |
|---|
| 张玉福等: "基于ARM和FPGA高速1553B总线测试系统的设计", 《长春理工大学学报(自然科学版)》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6845420B2 (en) | System for supporting both serial and parallel storage devices on a connector | |
| KR100245818B1 (en) | Shared bus system with transaction and destination id | |
| US7752342B2 (en) | Interface integrated circuit device for a USB connection | |
| US20070061127A1 (en) | Apparatus and method for connecting hardware to a circuit simulation | |
| JPH0120464B2 (en) | ||
| US6263305B1 (en) | Software development supporting system and ROM emulation apparatus | |
| CN114755961A (en) | Control system of aging test box | |
| US5491789A (en) | Data processing apparatus and control circuit unit connected thereto | |
| CN100460876C (en) | Measuring system and its data interface converting device | |
| JPH05297982A (en) | Portable computer | |
| CN116047259A (en) | Detection system and detection method | |
| CN212990087U (en) | KVM equipment with remote control function | |
| CN112564924A (en) | Computer expansion card and block chain terminal equipment | |
| JPH1083318A (en) | Electronic circuit analyzing device | |
| KR920010334B1 (en) | Bank-terminal loop control system | |
| CN2618212Y (en) | Integrated universal series bus interface apparatus | |
| JP3000607B2 (en) | Bus controller | |
| KR100260830B1 (en) | Communication processor card for control ship automation of pc | |
| CN209388183U (en) | A kind of OLED key control device | |
| CN108647166B (en) | Microblaze-based conversion method for USB interface data and CAN interface data | |
| JPH08335201A (en) | Test system device for input/output control | |
| CN207380627U (en) | A kind of computer and its side plate | |
| KR200256918Y1 (en) | Device for joining information of multi-computer using main computer | |
| JPH1083273A (en) | Multiwindow controller | |
| CN116842638A (en) | Real-time adjustable flight data simulation method and device, aircraft and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20220715 |