CN114443404A - Board card, system and method for OCP interface test - Google Patents
Board card, system and method for OCP interface test Download PDFInfo
- Publication number
- CN114443404A CN114443404A CN202111600176.7A CN202111600176A CN114443404A CN 114443404 A CN114443404 A CN 114443404A CN 202111600176 A CN202111600176 A CN 202111600176A CN 114443404 A CN114443404 A CN 114443404A
- Authority
- CN
- China
- Prior art keywords
- interface
- ocp
- link
- pcie
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 135
- 238000000034 method Methods 0.000 title claims description 8
- 238000001514 detection method Methods 0.000 claims description 11
- 238000010998 test method Methods 0.000 claims description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract description 11
- 239000010931 gold Substances 0.000 abstract description 11
- 229910052737 gold Inorganic materials 0.000 abstract description 11
- 239000013307 optical fiber Substances 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 3
- 239000000835 fiber Substances 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000002405 diagnostic procedure Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
- G06F11/2733—Test interface between tester and unit under test
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
本发明涉及OCP接口测试领域,具体公开一种OCP接口测试用板卡、测试系统及测试方法,板卡上设置有用于插接测试终端上OCP接口的OCP金手指接口和用于接入PCIe设备的PCIe接口,PCIe接口上有与OCP金手指接口的各个链路相对应的若干链路,OCP金手指接口的各个链路分别与PCIe接口上的对应链路连接。本发明可以有效的减少实际生产中,高价值OCP网卡和光纤线缆使用,从而减少测试损耗,大大降低测试成本。
The invention relates to the field of OCP interface testing, and specifically discloses a board card for OCP interface testing, a testing system and a testing method. The board card is provided with an OCP golden finger interface for plugging in an OCP interface on a test terminal and an OCP gold finger interface for connecting a PCIe device There are several links corresponding to each link of the OCP cheat interface on the PCIe interface, and each link of the OCP cheat interface is respectively connected with the corresponding link on the PCIe interface. The invention can effectively reduce the use of high-value OCP network cards and optical fiber cables in actual production, thereby reducing the test loss and greatly reducing the test cost.
Description
技术领域technical field
本发明涉及OCP接口测试领域,具体涉及一种OCP接口测试用板卡、测试系统及测试方法。The invention relates to the field of OCP interface testing, in particular to a board card for OCP interface testing, a testing system and a testing method.
背景技术Background technique
服务器/PC(Personal Computer,个人计算机)主板具有OCP(Open ComputingProject,开放计算项目)接口,在测试时,一般使用OCP网卡进行诊断测试,而OCP网卡价值较高,且测试时需要使用附加的光纤线缆等连接进行测试,光纤线缆作为高值易耗品,测试时容易因金手指多次插拔后损坏,这样在测试时就需要消耗大量的光纤线缆,且OCP卡损耗也需要频繁插拔,一定次数以后,OCP卡也将因金手指磨损而损坏,导致OCP接口测试成本较高。The server/PC (Personal Computer) motherboard has an OCP (Open Computing Project) interface. During the test, the OCP network card is generally used for diagnostic testing, and the OCP network card is of high value, and additional optical fibers are required for testing. Cables and other connections are tested. As high-value consumables, fiber-optic cables are easily damaged after multiple insertion and removal of gold fingers during testing, so a large amount of fiber-optic cables needs to be consumed during testing, and the loss of OCP cards also needs to be frequent. After a certain number of times of plugging and unplugging, the OCP card will also be damaged due to the wear and tear of the gold finger, resulting in a high cost of testing the OCP interface.
发明内容SUMMARY OF THE INVENTION
为解决上述问题,本发明提供一种OCP接口测试用板卡、测试系统及测试方法,将OCP金手指接口链路组成中的PCIe链路部分设计引出,将其转换为标准的PCIe接口和SAS接口,利用其它的低价的PCIe设备或SAS硬盘实现对OCP接口的测试,同时无需使用光纤线缆,避免光纤线缆损耗,极大降低测试成本。In order to solve the above problems, the present invention provides an OCP interface test board, a test system and a test method. The PCIe link part of the OCP cheat interface link is designed and drawn, and converted into a standard PCIe interface and SAS. Interface, use other low-cost PCIe devices or SAS hard disks to test the OCP interface, and at the same time do not need to use fiber optic cables, avoid fiber optic cable losses, and greatly reduce test costs.
第一方面,本发明的技术方案提供一种OCP接口测试用板卡,该板卡上设置有用于插接测试终端上OCP接口的OCP金手指接口和用于接入PCIe设备的PCIe接口,PCIe接口上有与OCP金手指接口的各个链路相对应的若干链路,OCP金手指接口的各个链路分别与PCIe接口上的对应链路连接。In the first aspect, the technical solution of the present invention provides an OCP interface test board, the board is provided with an OCP golden finger interface for plugging the OCP interface on the test terminal and a PCIe interface for accessing a PCIe device. The interface has several links corresponding to each link of the OCP cheat interface, and each link of the OCP cheat interface is respectively connected to the corresponding link on the PCIe interface.
进一步地,OCP金手指接口的各个链路分别与PCIe接口上的对应链路连接,具体为:Further, each link of the OCP cheat interface is respectively connected to the corresponding link on the PCIe interface, specifically:
OCP金手指接口的电源链路、数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路分别与PCIe接口的电源链路、差分数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路连接。The power link, data link, clock link, wake-up signal/presence detection signal link and I2C signal link of the OCP cheat interface are respectively the power link, differential data link, clock link, wake-up link of the PCIe interface Signal/Presence Detect signal link and I2C signal link connection.
进一步地,OCP金手指接口的数据链路为PCIe X16信号,共有16对差分信号链路,OCP金手指接口的数据链路与PCIe接口的差分数据链路对应接法为OCP_RX[N]接PCIe_RX[N], OCP_TX[N]接PCIe_TX[N],其中N的取值为0~15。Further, the data link of the OCP cheat interface is PCIe X16 signal, and there are 16 pairs of differential signal links. The corresponding connection between the data link of the OCP cheat interface and the differential data link of the PCIe interface is OCP_RX[N] to PCIe_RX [N], OCP_TX[N] is connected to PCIe_TX[N], where N is 0~15.
进一步地,该板卡还设置有用于接入SAS硬盘的SAS硬盘接口,SAS硬盘接口上有与PCIe接口的各个链路相对应的若干链路,PCIe接口的各个链路分别与SAS硬盘接口上的对应链路连接。Further, the board is also provided with a SAS hard disk interface for accessing the SAS hard disk, and the SAS hard disk interface has several links corresponding to each link of the PCIe interface, and each link of the PCIe interface is respectively connected with the SAS hard disk interface. the corresponding link connection.
进一步地,PCIe接口的各个链路分别与SAS硬盘接口上的对应链路连接,具体为:Further, each link of the PCIe interface is respectively connected to the corresponding link on the SAS hard disk interface, specifically:
PCIe接口的电源链路、差分数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路分别与SAS硬盘接口的电源链路、差分数据链路、时钟链路、唤醒信号链路和I2C信号链路连接。The power link, differential data link, clock link, wake-up signal/presence detection signal link and I2C signal link of the PCIe interface are respectively the power link, differential data link, clock link, wake-up link of the SAS hard disk interface Signal link and I2C signal link connection.
进一步地,PCIe接口的差分数据链路有4对差分信号接入SAS硬盘接口的差分数据链路,对应接法为PCIe_RX[M]接SAS_RX[M],PCIe_TX[M]接SAS_TX[M],其中M的取值为0~3。Further, the differential data link of the PCIe interface has 4 pairs of differential signals connected to the differential data link of the SAS hard disk interface, and the corresponding connection method is PCIe_RX[M] to SAS_RX[M], PCIe_TX[M] to SAS_TX[M], The value of M is 0~3.
进一步地,该板卡上还设置电源模块;Further, a power module is also set on the board;
OCP金手指接口和PCIe接口的电源链路为12V电源链路,SAS硬盘接口的电源链路包括12V电源链路和3.3V/5V电源链路,PCIe接口的12V电源链路与SAS硬盘接口的12V电源链路连接;The power link of the OCP golden finger interface and the PCIe interface is a 12V power link. The power link of the SAS hard disk interface includes a 12V power link and a 3.3V/5V power link. The 12V power link of the PCIe interface and the SAS
电源模块与PCIe接口的12电源链路连接,由OCP金手指接口为电源模块、PCIe接口和SAS硬盘接口提供12V电源,同时电源模块还与SAS硬盘接口的3.3V/5V电源链路连接,由电源模块将12V电源转换为3.3V和5V电源为SAS硬盘接口提供3.3V和5V电源。The power module is connected to the 12 power link of the PCIe interface. The OCP golden finger interface provides 12V power for the power module, PCIe interface and SAS hard disk interface. At the same time, the power module is also connected to the 3.3V/5V power link of the SAS hard disk interface. The power module converts the 12V power supply to 3.3V and 5V power supply to provide 3.3V and 5V power supply for the SAS hard disk interface.
进一步地,SAS硬盘接口上还设置有读写信号链路,该读写信号链路连接有LED指示灯。Further, the SAS hard disk interface is also provided with a read-write signal link, and the read-write signal link is connected with an LED indicator light.
第二方面,本发明的技术方案提供一种OCP接口测试系统,包括具有OCP接口的测试终端、测试设备和上述任一项所述的测试用板卡;其中测试设备为PCIe设备或SAS硬盘;In the second aspect, the technical solution of the present invention provides an OCP interface test system, including a test terminal with an OCP interface, a test device, and the test board described in any of the above; wherein the test device is a PCIe device or a SAS hard disk;
所述测试用板卡上的OCP金手指接口与测试终端上的OCP接口插接;The OCP gold finger interface on the test board is plugged with the OCP interface on the test terminal;
当所述测试用板卡上仅设置PCIe接口时,将PCIe设备与PCIe接口插接;When only the PCIe interface is set on the test board, the PCIe device is plugged into the PCIe interface;
当所述测试用板卡上同时设置PCIe接口和SAS硬盘接口时,将PCIe设备和SAS硬盘择一插接对应接口;When the PCIe interface and the SAS hard disk interface are simultaneously set on the test board, the PCIe device and the SAS hard disk are selected to be plugged into the corresponding interface;
测试终端操作测试设备,若测试设备正常,则判断测试终端上的OCP接口正常。The test terminal operates the test equipment. If the test equipment is normal, it is judged that the OCP interface on the test terminal is normal.
第三方面,本发明的技术方案提供一种OCP接口测试方法,包括以下步骤:A third aspect, the technical scheme of the present invention provides a kind of OCP interface testing method, comprises the following steps:
将上述任一项所述的测试用板卡的OCP金手指接口测试终端上的OCP接口插接;Plug the OCP interface on the OCP golden finger interface test terminal of the test board described in any one of the above;
当所述测试用板卡上仅设置PCIe接口时,将PCIe设备与PCIe接口插接;When only the PCIe interface is set on the test board, the PCIe device is plugged into the PCIe interface;
当所述测试用板卡上同时设置PCIe接口和SAS硬盘接口时,将PCIe设备和SAS硬盘择一插接对应接口;When the PCIe interface and the SAS hard disk interface are simultaneously set on the test board, the PCIe device and the SAS hard disk are selected to be plugged into the corresponding interface;
测试终端操作测试设备,若测试设备正常,则判断测试终端上的OCP接口正常;其中测试设备指PCIe设备或SAS硬盘。The test terminal operates the test device. If the test device is normal, it is judged that the OCP interface on the test terminal is normal; the test device refers to a PCIe device or a SAS hard disk.
本发明提供的一种OCP接口测试用板卡、测试系统及测试方法,相对于现有技术,具有以下有益效果:将OCP金手指接口链路组成中的PCIe链路部分设计引出,将其转换为标准的PCIe接口或SAS接口,利用其它的低价的PCIe设备或SAS硬盘实现对OCP接口的测试,可以有效的减少实际生产中,高价值OCP网卡和光纤线缆使用,从而减少测试损耗,大大降低测试成本。The OCP interface test board, test system and test method provided by the present invention have the following beneficial effects compared to the prior art: the design of the PCIe link part in the OCP cheat interface link composition is drawn out, and converted into For the standard PCIe interface or SAS interface, other low-cost PCIe devices or SAS hard drives are used to test the OCP interface, which can effectively reduce the use of high-value OCP network cards and fiber optic cables in actual production, thereby reducing test losses. Greatly reduce testing costs.
附图说明Description of drawings
为了更清楚的说明本申请实施例或现有技术的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单的介绍,显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to illustrate the technical solutions of the embodiments of the present application or the prior art more clearly, the following briefly introduces the accompanying drawings that need to be used in the description of the embodiments or the prior art. Obviously, the drawings in the following description are only For some embodiments of the present application, for those of ordinary skill in the art, other drawings can also be obtained according to these drawings without any creative effort.
图1是本发明一实施例提供的一种OCP接口测试用板卡结构示意图。FIG. 1 is a schematic structural diagram of a board card for OCP interface testing provided by an embodiment of the present invention.
图2是本发明一实施例提供的一种OCP接口测试用板卡结构示意图。FIG. 2 is a schematic structural diagram of a board card for OCP interface testing provided by an embodiment of the present invention.
图3是本发明一实施例提供的一种OCP接口测试系统结构示意框图。FIG. 3 is a schematic block diagram of the structure of an OCP interface testing system provided by an embodiment of the present invention.
具体实施方式Detailed ways
为了使本技术领域的人员更好地理解本申请方案,下面结合附图和具体实施方式对本申请作进一步的详细说明。显然,所描述的实施例仅仅是本申请一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本申请保护的范围。In order to make those skilled in the art better understand the solution of the present application, the present application will be further described in detail below with reference to the accompanying drawings and specific embodiments. Obviously, the described embodiments are only a part of the embodiments of the present application, but not all of the embodiments. Based on the embodiments in the present application, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present application.
OCP接口中主要包含有OCP网卡数据交互部分,其链路组成为PCIe协议,另外支持NCSI功能,在扩展测试中,往往对PCIe部分进行测试,因此,本发明方案将OCP接口转换为PCIe接口或SAS硬盘接口,通过接入其他低价值的PCIe设备,或使用SAS硬盘进行测试,以替代传统使用OCP网卡进行实际测试,以节省测试成本。The OCP interface mainly includes the data interaction part of the OCP network card, and its link is composed of the PCIe protocol, and also supports the NCSI function. In the extended test, the PCIe part is often tested. SAS hard disk interface, by connecting to other low-value PCIe devices, or using SAS hard disks for testing, to replace the traditional use of OCP network cards for actual testing to save testing costs.
如图1所示,本发明一实施例提供一种OCP接口测试用板卡,该板卡设置OCP金手指接口和PCIe接口,其中OCP金手指接口用于插接测试终端上的OCP接口,实现与测试终端的连接通信,PCIe接口用于接入PCIe设备,PCIe接口上有与OCP金手指接口的各个链路相对应的若干链路,OCP金手指接口的各个链路分别与PCIe接口上的对应链路连接。测试时,测试终端对PCIe设备进行操作,若PCIe设备正常,则说明测试终端上的OCP接口正常。As shown in FIG. 1, an embodiment of the present invention provides a board card for OCP interface testing. The board card is provided with an OCP gold finger interface and a PCIe interface, wherein the OCP gold finger interface is used to plug an OCP interface on a test terminal to realize The connection and communication with the test terminal, the PCIe interface is used to access PCIe devices, and there are several links on the PCIe interface corresponding to each link of the OCP cheat interface. Corresponding link connection. During the test, the test terminal operates the PCIe device. If the PCIe device is normal, the OCP interface on the test terminal is normal.
OCP金手指接口的链路主要有电源链路、数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路。相应PCIe接口的链路包括电源链路、差分数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路。OCP金手指接口的电源链路、数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路分别与PCIe接口的电源链路、差分数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路连接。The links of the OCP cheat interface mainly include power link, data link, clock link, wake-up signal/in-position detection signal link and I2C signal link. The links of the corresponding PCIe interface include power link, differential data link, clock link, wake-up signal/presence detection signal link and I2C signal link. The power link, data link, clock link, wake-up signal/presence detection signal link and I2C signal link of the OCP cheat interface are respectively the power link, differential data link, clock link, wake-up link of the PCIe interface Signal/Presence Detect signal link and I2C signal link connection.
OCP金手指接口的数据链路为PCIe X16信号,共有16对差分信号链路,OCP金手指接口的数据链路与PCIe接口的差分数据链路对应接法为OCP_RX[N]接PCIe_RX[N], OCP_TX[N]接PCIe_TX[N],其中N的取值为0~15。The data link of the OCP cheat interface is PCIe X16 signal, and there are 16 pairs of differential signal links. The corresponding connection between the data link of the OCP golden finger interface and the differential data link of the PCIe interface is OCP_RX[N] to PCIe_RX[N] , OCP_TX[N] is connected to PCIe_TX[N], where N is 0~15.
如图2所示,本发明一实施例提供一种OCP接口测试用板卡,除了在板卡上设置PCIe接口外,同时还设置用于接入SAS硬盘的SAS硬盘接口,测试人员可根据需要选择PCIe设备或SAS硬盘作为测试设备。As shown in FIG. 2 , an embodiment of the present invention provides a board card for testing an OCP interface. In addition to a PCIe interface, a SAS hard disk interface for connecting to a SAS hard disk is also provided on the board card. Choose a PCIe device or a SAS hard drive as the test device.
相应地,SAS硬盘接口上有与PCIe接口的各个链路相对应的若干链路,PCIe接口的各个链路分别与SAS硬盘接口上的对应链路连接。Correspondingly, the SAS hard disk interface has several links corresponding to each link of the PCIe interface, and each link of the PCIe interface is respectively connected to a corresponding link on the SAS hard disk interface.
SAS硬盘接口的链路同样包括电源链路、差分数据链路、时钟链路、唤醒信号链路和I2C信号链路。PCIe接口的电源链路、差分数据链路、时钟链路、唤醒信号/在位检测信号链路和I2C信号链路分别与SAS硬盘接口的电源链路、差分数据链路、时钟链路、唤醒信号链路和I2C信号链路连接。The links of the SAS hard disk interface also include power links, differential data links, clock links, wake-up signal links and I2C signal links. The power link, differential data link, clock link, wake-up signal/presence detection signal link and I2C signal link of the PCIe interface are respectively the power link, differential data link, clock link, wake-up link of the SAS hard disk interface Signal link and I2C signal link connection.
需要说明的是,PCIe接口的差分数据链路有4对差分信号接入SAS硬盘接口的差分数据链路,对应接法为PCIe_RX[M]接SAS_RX[M],PCIe_TX[M]接SAS_TX[M],其中M的取值为0~3。It should be noted that the differential data link of the PCIe interface has 4 pairs of differential signals connected to the differential data link of the SAS hard disk interface. The corresponding connection method is PCIe_RX[M] to SAS_RX[M], PCIe_TX[M] to SAS_TX[M] ], where M ranges from 0 to 3.
需要说明的是,该板卡上还设置电源模块,OCP金手指接口和PCIe接口的电源链路为12V电源链路,SAS接口的电源链路包括12V电源链路和3.3V/5V电源链路,PCIe接口的12V电源链路与SAS硬盘接口的12V电源链路连接。电源模块与PCIe接口的12电源链路连接,由OCP金手指接口为电源模块、PCIe接口和SAS硬盘接口提供12V电源。同时电源模块还与SAS硬盘接口的3.3V/5V电源链路连接,由电源模块将12V电源转换为3.3V和5V电源为SAS硬盘接口提供3.3V和5V电源。It should be noted that the board is also equipped with a power supply module. The power links of the OCP gold finger interface and PCIe interface are 12V power links, and the power links of the SAS interface include 12V power links and 3.3V/5V power links. , the 12V power link of the PCIe interface is connected to the 12V power link of the SAS hard disk interface. The power module is connected to the 12 power link of the PCIe interface, and the OCP golden finger interface provides 12V power for the power module, PCIe interface and SAS hard disk interface. At the same time, the power module is also connected to the 3.3V/5V power link of the SAS hard disk interface. The power module converts the 12V power supply into 3.3V and 5V power supply to provide 3.3V and 5V power for the SAS hard disk interface.
SAS硬盘接口上还设置有读写信号链路,该读写信号链路连接有LED指示灯。The SAS hard disk interface is also provided with a read-write signal link, and the read-write signal link is connected with an LED indicator.
以下进一步对本发明各接口链路进行说明。Each interface link of the present invention will be further described below.
1)OCP金手指接口12V电源链路:其与PCIe接口、SAS接口共用该供电链路,且为电源模块供电,经电源模块转换为5V、3.3V电源后,为SAS接口供电,以为SAS设备提供需要的电源;1) OCP
2)OCP金手指接口数据链路:其为PCIe协议的差分链路,其直接对应接入PCIe接口的差分数据链路中,整个链路为PCIe X16信号,共有16对差分信号,对应接法为OCP_RX[N]接PCIe_RX[N], OCP_TX[N]接PCIe_TX[N](N范围为0~15)。链路中,其中PCIe X4链路即4对差分信号接入SAS接口,对应接法为OCP_RX[M]接SAS_RX[M], OCP_TX[M]接SAS_TX[M](M范围为0~4)。测试时,PCIe设备与SAS设备仅能接其中一个。2) OCP cheat interface data link: it is the differential link of PCIe protocol, which directly corresponds to the differential data link connected to the PCIe interface. The entire link is PCIe X16 signal, with a total of 16 pairs of differential signals, corresponding to the connection method Connect OCP_RX[N] to PCIe_RX[N], OCP_TX[N] to PCIe_TX[N] (N range is 0~15). In the link, the PCIe X4 link is 4 pairs of differential signals connected to the SAS interface. The corresponding connection method is OCP_RX[M] to SAS_RX[M], OCP_TX[M] to SAS_TX[M] (M range is 0~4) . During the test, only one of the PCIe device and the SAS device can be connected.
3)OCP金手指接口100M时钟信号:OCP金手指接口一共有4组100M时钟信号,选择第一种100M时钟信号为整个治具的时钟来源,其直接为PCIe接口和SAS接口提供100M时钟;3) OCP gold finger interface 100M clock signal: OCP gold finger interface has a total of 4 groups of 100M clock signals, select the first 100M clock signal as the clock source of the entire fixture, which directly provides 100M clock for PCIe interface and SAS interface;
4)OCP金手指接口WAKE(唤醒)、在位检测信号:其信号与PCIe接口对应接入,提供WAKE及相应的在位检测,SAS接口不需要OCP金手指接口的在位信号,只需共享WAKE信号即可。4) OCP cheat interface WAKE (wake up), in-position detection signal: its signal is connected to the PCIe interface correspondingly, providing WAKE and corresponding in-position detection, SAS interface does not need the in-position signal of the OCP cheat interface, only needs to share WAKE signal is enough.
5)OCP金手指接口I2C信号:主板通过I2C接口访问所挂设备的信息,该链路与PCIe接口、SAS接口共享。5) OCP cheat interface I2C signal: The main board accesses the information of the connected device through the I2C interface, and this link is shared with the PCIe interface and the SAS interface.
6)SAS接口读写信号:该信号在接入硬盘时,硬盘读写会不断给该信号发送脉冲,本设计接入LED指示灯,通过LED显示接入硬盘的读写状态。6) SAS interface read and write signal: When the signal is connected to the hard disk, the hard disk read and write will continuously send pulses to the signal. This design is connected to the LED indicator, and the read and write status of the connected hard disk is displayed through the LED.
如图3所示,本发明一实施例提供一种OCP接口测试系统,该系统包括具有OCP接口的测试终端、测试设备和上述任一实施例的测试用板卡,其中测试设备为PCIe设备或SAS硬盘。As shown in FIG. 3 , an embodiment of the present invention provides an OCP interface test system, the system includes a test terminal with an OCP interface, a test device, and a test board according to any of the above embodiments, wherein the test device is a PCIe device or SAS hard drives.
测试用板卡上的OCP金手指接口与测试终端上的OCP接口插接。当测试用板卡上仅设置PCIe接口时,将PCIe设备与PCIe接口插接。当测试用板卡上同时设置PCIe接口和SAS硬盘接口时,将PCIe设备和SAS硬盘择一插接对应接口,即在一次测试中,PCIe设备和SAS设备仅能接其中一个。当选择PCIe设备时,将PCIe设备与PCIe接口插接,当选择SAS硬盘,将SAS硬盘与SAS接口插接。The OCP gold finger interface on the test board is connected with the OCP interface on the test terminal. When only the PCIe interface is set on the test board, connect the PCIe device to the PCIe interface. When both the PCIe interface and the SAS hard disk interface are set on the test board, select one of the PCIe device and the SAS hard disk to connect to the corresponding interface, that is, in a test, only one of the PCIe device and the SAS device can be connected. When the PCIe device is selected, plug the PCIe device into the PCIe interface, and when the SAS hard disk is selected, plug the SAS hard disk into the SAS interface.
测试终端操作测试设备,若测试设备正常,则判断测试终端上的OCP接口正常。The test terminal operates the test equipment. If the test equipment is normal, it is judged that the OCP interface on the test terminal is normal.
本实施例的OCP接口测试系统基于前述的OCP接口测试用板卡实现,因此该系统中的具体实施方式可见前文中的OCP接口测试用板卡的实施例部分,所以,其具体实施方式可以参照相应的各个部分实施例的描述,在此不再展开介绍。The OCP interface test system of this embodiment is implemented based on the aforementioned OCP interface test board. Therefore, the specific implementation of the system can be found in the embodiment section of the OCP interface test board above. Therefore, its specific implementation can refer to The descriptions of the corresponding parts of the embodiments are not described herein again.
另外,由于本实施例的OCP接口测试系统基于前述的OCP接口测试用板卡实现,因此其作用与上述板卡的作用相对应,这里不再赘述。In addition, since the OCP interface test system of this embodiment is implemented based on the aforementioned OCP interface test board, its function corresponds to the function of the above-mentioned board, and details are not repeated here.
本发明一实施例提供一种OCP接口测试方法,包括以下步骤。An embodiment of the present invention provides an OCP interface testing method, which includes the following steps.
S101,将上述任一实施例的测试用板卡的OCP金手指接口测试终端上的OCP接口插接;S101, inserting the OCP interface on the OCP golden finger interface test terminal of the test board of any of the above-mentioned embodiments;
S102,当测试用板卡上仅设置PCIe接口时,将PCIe设备与PCIe接口插接;当测试用板卡上同时设置PCIe接口和SAS硬盘接口时,将PCIe设备和SAS硬盘择一插接对应接口。S102, when only the PCIe interface is set on the test board, plug the PCIe device with the PCIe interface; when the test board is set with both the PCIe interface and the SAS hard disk interface, select one of the PCIe device and the SAS hard disk to plug in correspondingly interface.
S103,测试终端操作测试设备,若测试设备正常,则判断测试终端上的OCP接口正常;其中测试设备指PCIe设备或SAS硬盘。S103, the test terminal operates the test device, and if the test device is normal, it is judged that the OCP interface on the test terminal is normal; the test device refers to a PCIe device or a SAS hard disk.
例如,选择PCIe显卡作为测试设备,将PCIe显卡插接PCIe接口,测试终端(服务器或PC)开机时,正常操作显卡,若显卡测试正常,则认为测试终端上的OCP接口正常。若将PCIe设备更换为SAS设备,具有类似操作。For example, select a PCIe graphics card as the test device, plug the PCIe graphics card into the PCIe interface, and operate the graphics card normally when the test terminal (server or PC) is powered on. If the graphics card test is normal, the OCP interface on the test terminal is considered normal. If the PCIe device is replaced with a SAS device, the operation is similar.
本实施例的OCP接口测试方法基于前述的OCP接口测试用板卡实现,因此该方法中的具体实施方式可见前文中的OCP接口测试用板卡的实施例部分,所以,其具体实施方式可以参照相应的各个部分实施例的描述,在此不再展开介绍。The OCP interface test method of this embodiment is implemented based on the aforementioned OCP interface test board, so the specific implementation of this method can be found in the embodiment section of the OCP interface test board above, so the specific implementation can refer to The descriptions of the corresponding parts of the embodiments are not described herein again.
另外,由于本实施例的OCP接口测试方法基于前述的OCP接口测试用板卡实现,因此其作用与上述板卡的作用相对应,这里不再赘述。In addition, since the OCP interface testing method in this embodiment is implemented based on the aforementioned OCP interface testing board, its function corresponds to that of the aforementioned board, and details are not repeated here.
以上公开的仅为本发明的优选实施方式,但本发明并非局限于此,任何本领域的技术人员能思之的没有创造性的变化,以及在不脱离本发明原理前提下所作的若干改进和润饰,都应落在本发明的保护范围内。The above disclosure is only the preferred embodiment of the present invention, but the present invention is not limited thereto, any non-creative changes that can be conceived by those skilled in the art, and some improvements and modifications made without departing from the principles of the present invention , should fall within the protection scope of the present invention.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111600176.7A CN114443404B (en) | 2021-12-24 | 2021-12-24 | Board card for OCP interface test, test system and test method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111600176.7A CN114443404B (en) | 2021-12-24 | 2021-12-24 | Board card for OCP interface test, test system and test method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN114443404A true CN114443404A (en) | 2022-05-06 |
CN114443404B CN114443404B (en) | 2024-01-12 |
Family
ID=81363065
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111600176.7A Active CN114443404B (en) | 2021-12-24 | 2021-12-24 | Board card for OCP interface test, test system and test method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN114443404B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115114104A (en) * | 2022-06-30 | 2022-09-27 | 苏州浪潮智能科技有限公司 | Server interface testing device and method |
WO2025124274A1 (en) * | 2023-12-12 | 2025-06-19 | 天翼云科技有限公司 | Test tool and test method for interface of motherboard to be tested of server |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109542710A (en) * | 2018-12-26 | 2019-03-29 | 郑州云海信息技术有限公司 | A kind of signal testing jig and signal testing method |
CN113704152A (en) * | 2020-05-20 | 2021-11-26 | 杭州海康威视数字技术股份有限公司 | PCIe slot interface switching equipment, test equipment, system and method |
-
2021
- 2021-12-24 CN CN202111600176.7A patent/CN114443404B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109542710A (en) * | 2018-12-26 | 2019-03-29 | 郑州云海信息技术有限公司 | A kind of signal testing jig and signal testing method |
CN113704152A (en) * | 2020-05-20 | 2021-11-26 | 杭州海康威视数字技术股份有限公司 | PCIe slot interface switching equipment, test equipment, system and method |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115114104A (en) * | 2022-06-30 | 2022-09-27 | 苏州浪潮智能科技有限公司 | Server interface testing device and method |
WO2025124274A1 (en) * | 2023-12-12 | 2025-06-19 | 天翼云科技有限公司 | Test tool and test method for interface of motherboard to be tested of server |
Also Published As
Publication number | Publication date |
---|---|
CN114443404B (en) | 2024-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10896113B2 (en) | Method for implementing backplane lighting for multiple NVMe hard disks | |
CN107688376A (en) | A kind of hard disk backboard for supporting adaptive hard-disk interface | |
US8996775B2 (en) | Backplane controller for managing serial interface configuration based on detected activity | |
CN105955898A (en) | Hard disk backboard compatible with SAS hard disk and NVMe hard disk | |
CN211427190U (en) | Server circuit and mainboard based on Feiteng treater 2000+ | |
CN114443404B (en) | Board card for OCP interface test, test system and test method | |
CN102270167A (en) | System and method for testing a plurality of hard disk ports of mainboard | |
CN207232854U (en) | A kind of hard disk backboard for supporting adaptive hard-disk interface | |
TWI754183B (en) | Hdd backplane management device | |
CN101359307A (en) | SAS channel testing device and method | |
CN109164884B (en) | Design method of hard disk backboard, hard disk backboard and server | |
CN108845763A (en) | A kind of system and method for managing disk state concentratedly | |
CN107818062A (en) | A kind of hard disk backboard and its design method of compatible SAS, SATA and NVME hard disk | |
CN108804360A (en) | A kind of storage card of compatible SAS/SATA/NVME hard disks | |
CN107480017A (en) | The batch-testing device and method of PCIE outer plug-in cards | |
CN115480971A (en) | A test card, test method, device and medium for NVMe hard disk backplane | |
CN212541318U (en) | Board card function test system | |
TWI742461B (en) | System for detecting installation state of hard disk | |
CN102376338B (en) | Hard disk module | |
CN115480628A (en) | A chip port control method and computer system | |
CN118377428A (en) | Method, device, equipment and medium for determining hard disk working state | |
CN109814045A (en) | A kind of device and method for testing optical interface | |
CN117630637A (en) | Testing device | |
CN215932621U (en) | PCIE-SATA interface circuit | |
CN215340919U (en) | Hard disk backboard structure supporting double-control mode and storage server |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |