CN103518322B - Digital envelope amplifying circuit, method and envelope tracking power amplifier - Google Patents
Digital envelope amplifying circuit, method and envelope tracking power amplifier Download PDFInfo
- Publication number
- CN103518322B CN103518322B CN201380000306.0A CN201380000306A CN103518322B CN 103518322 B CN103518322 B CN 103518322B CN 201380000306 A CN201380000306 A CN 201380000306A CN 103518322 B CN103518322 B CN 103518322B
- Authority
- CN
- China
- Prior art keywords
- signal
- digital
- envelope
- frequency
- low frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Amplifiers (AREA)
Abstract
The embodiment of the present invention provides a kind of digital envelope amplifying circuit, method and envelope tracking power amplifier.Digital envelope amplifying circuit includes：Digital envelope processor generates digital envelope, and digital envelope is processed into high and low frequency digital envelope；High-frequency digital envelope signal is processed into the first high-frequency signal by high-frequency impulse width/Density Modulator；Low frequency digital envelope signal is processed into the first low frequency signal by low frequency pulse width/Density Modulator；HF switch driver is by the first high-frequency signal enhanced processing into the second high-frequency signal；Low frequency switch driver is by the first low frequency signal by enhanced processing into the second low frequency signal；Second high-frequency signal and the second low frequency signal are integrated into analogue envelope signal by integrator.The embodiment of the present invention is distinguished to low-and high-frequency envelope signal by the way of cardinar number word processing and amplified, and substantially increases the efficiency of digital envelope amplifying circuit, and then improve the efficiency of envelope tracking power amplifier.
Description
Technical field
The present embodiments relate to the communication technology, more particularly to a kind of digital envelope amplifying circuit, method and envelope
Tracking power amplifier.
Background technology
Radio-frequency power amplifier（Hereinafter referred to as power amplifier）It is indispensable part in wireless base station, the efficiency of power amplifier
Determine power consumption, size, thermal design of base station etc..At present, in order to improve the utilization ratio of frequency spectrum, radio communication employs various
The modulated signal of different systems, such as OFDM (Orthogonal Frequency Division Multiplexing,
Hereinafter referred to as OFDM), CDMA (Code-Division Multiple Access, hereinafter referred to as CDMA), time division multiple acess
(Time DivisionMultiple Access, hereinafter referred to as TDMA) etc., according to the regulation of related protocol, the letter of these standards
Number have peak-to-average force ratio (Peak-to-Average Power Ratio) of different sizes, such as OFDM peak-to-average force ratio be 10~12dB.
The signal of high peak-to-average power ratio has requirement higher to power amplifier in a base station, and base station power amplification is for distortionless these high peak-to-average power ratios of amplification
Signal, at present using efficient nonlinear power amplifier and digital pre-distortion（Digital Pre Distortion, hereinafter referred to as
DPD）Combined Deng linear digital technology.So, relatively good power amplification efficiency can be obtained, while the linear of power amplifier can also expire
The requirement of sufficient related protocol.
Envelope-tracking (Envelope Tracking, hereinafter referred to as ET) technology is a kind of efficient nonlinear power amplifier skill
Art, ET technologies are drain electrode (or colelctor electrode) electricity for controlling radio frequency amplifier by envelope signal using the method for dynamic voltage adjustment
Pressure, makes ET power amplifiers be operated in saturation power state, reaches the purpose for improving ET efficiency power amplifiers.
The ET power amplifiers of prior art generally include digital envelope amplifying circuit and radio frequency amplifier, ET power
The efficiency eta of amplifiertotBy the efficiency eta of digital envelope amplifying circuitVDDWith the efficiency eta of radio frequency amplifierRFDetermine, can express
For：ηtot=ηVDD×ηRF.Wherein, the efficiency eta of radio frequency amplifierRFBy itself using material and technology determine, work as radio frequency
The efficiency eta of amplifierRFOne timing, improves the efficiency eta of digital envelope amplifying circuitVDDWhole ET power amplifiers can be made
Efficiency etatotImprove, how to improve the efficiency eta of digital envelope amplifying circuitVDDIt is that this area technology urgently to be resolved hurrily is asked
Topic.
The content of the invention
The embodiment of the present invention provides a kind of digital envelope amplifying circuit, method and envelope tracking power amplifier, with
Improve the efficiency of envelope tracking power amplifier.
In a first aspect, the embodiment of the present invention provides a kind of digital envelope amplifying circuit, including：
Digital envelope processor, for generating digital envelopes according to a pair of digital quadrature signals, and will be described
Digital envelope is processed into high-frequency digital envelope signal and low frequency digital envelope signal；High-frequency impulse width/Density Modulator,
Be connected with the digital envelope processor, for by the high-frequency digital envelope signal by pulse width/density modulation
It is processed into the first high-frequency signal；Low frequency pulse width/Density Modulator, is connected with the digital envelope processor, is used for
The low frequency digital envelope signal is processed into the first low frequency signal by pulse width/density modulation；HF switch driver,
It is connected with the high-frequency impulse width/Density Modulator, for the first high-frequency signal enhanced processing to be believed into the second high frequency
Number；Low frequency switch driver, is connected with the low frequency pulse width/Density Modulator, for first low frequency signal to be passed through
Cross enhanced processing into the second low frequency signal；Integrator, respectively with the HF switch driver and the low frequency switch driver
It is connected, for second high-frequency signal and the second low frequency signal to be integrated into analogue envelope signal.
In the first possible implementation of first aspect, also include：Timing_delay estimation circuit, with the digital envelope
Signal processor is connected, for a pair of digital quadrature signals to be carried out into timing_delay estimation treatment, and will be by after timing_delay estimation treatment
The pair of digital quadrature signal export to the digital envelope processor.
According to the first possible implementation of first aspect or first aspect, second in first aspect may
Implementation in, also include：High frequency low pass filter, is connected between the HF switch driver and the integrator,
For carrying out high frequency low-pass filtering treatment to second high-frequency signal；Low frequency low pass filter, is connected to the low frequency switch
Between driver and the integrator, for carrying out low frequency low-pass filtering treatment to second low frequency signal.
One of possible implementation of first two according to first aspect or first aspect, first aspect the third
In possible implementation, the integrator is duplexer.
One of possible implementation of first two according to first aspect or first aspect, at the 4th kind of first aspect
In possible implementation, the integrator is transformer；The primary coil of the transformer is connected to the HF switch and drives
Move between device and ground contacts, one end of the secondary coil of the transformer is connected with the low frequency switch driver, the secondary
The other end of coil exports the analogue envelope signal.
Second aspect, the embodiment of the present invention provides a kind of envelope tracking power amplifier to be included：
Any described digital envelope amplifying circuit provided in first aspect；Digital quadrature signal amplifying circuit,
It is connected with the digital envelope amplifying circuit, for the analogue envelope generated according to the digital envelope amplifying circuit
Signal carries out treatment generation radiofrequency signal to a pair of digital quadrature signals for being input into the digital envelope amplifying circuit.
In the first possible implementation of second aspect, the digital quadrature signal amplifying circuit includes：Digital-to-analogue
Converter, for the pair of digital quadrature signal to be carried out into digital-to-analogue conversion；Quadrature modulator, with the digital analog converter phase
Even, a pair of analogue orthogonal signals after being changed for logarithmic mode carry out orthogonal modulation, generate modulated signal；Driving amplifier, with
The quadrature modulator is connected, for being driven enhanced processing to the modulated signal；Radio frequency amplifier, respectively with the number
The integrator of word envelope signal amplifying circuit is connected with the driving amplifier, for according to the analogue envelope signal to drive
Modulated signal after enhanced processing carries out radio frequency amplification, generates the radiofrequency signal.
According to the first possible implementation of second aspect, in second possible implementation of second aspect
In, also include：Feedback circuit, including multiplier and analog-digital converter；The multiplier is connected to the defeated of the radio frequency amplifier
Go out between end and the analog-digital converter；The analog-digital converter is connected with the digital envelope amplifying circuit.
The third aspect, the embodiment of the present invention provides a kind of digital envelope amplification method to be included：
According to a pair of digital quadrature signal generation digital envelopes, and the digital envelope is processed into frequency high
Word envelope signal and low frequency digital envelope signal；The high-frequency digital envelope signal is processed by pulse width/density modulation
Into the first high-frequency signal, the low frequency digital envelope signal is processed into the first low frequency signal by pulse width/density modulation；
By the first high-frequency signal enhanced processing into the second high-frequency signal, by first low frequency signal by enhanced processing into second
Low frequency signal；Second high-frequency signal and the second low frequency signal are integrated into analogue envelope signal.
In the first possible implementation of the third aspect, including：By the first high-frequency signal enhanced processing into
Second high-frequency signal, by first low frequency signal by enhanced processing into after the second low frequency signal, by second high frequency
Before signal and the second low frequency signal are integrated into analogue envelope signal, also include：High frequency is carried out to second high-frequency signal low
Pass filter treatment, low frequency low-pass filtering treatment is carried out to second low frequency signal；It is described by second high-frequency signal and
Two low frequency signals are integrated into analogue envelope signal, including：The second high-frequency signal and low frequency after high frequency low-pass filtering treatment is low
The second low frequency signal after pass filter treatment is integrated into the analogue envelope signal.
According to the first possible implementation of the third aspect or the third aspect, second in the third aspect is possible
In implementation, the pair of digital quadrature signal is by a pair of digital quadrature signals after timing_delay estimation treatment.
One of possible implementation of first two according to the third aspect or the third aspect, the third in the third aspect can
It is described that second high-frequency signal and the second low frequency signal are integrated into after analogue envelope signal in the implementation of energy, also
Including：Treatment generation radiofrequency signal is carried out to the pair of digital quadrature signal according to the analogue envelope signal.
According to the third possible implementation of the third aspect, in the 4th kind of possible implementation of the third aspect
In, it is described that the treatment generation radiofrequency signal, bag are carried out to the pair of digital quadrature signal according to the analogue envelope signal
Include：The pair of digital quadrature signal is carried out into digital-to-analogue conversion；A pair of analogue orthogonal signals after logarithmic mode conversion carry out orthogonal
Modulation, generates modulated signal；Enhanced processing is driven to the modulated signal；Driving is put according to the analogue envelope signal
Modulated signal after big treatment carries out radio frequency amplification, generates the radiofrequency signal.
Fourth aspect, the embodiment of the present invention provides a kind of base station, including：
Envelope tracking power amplifier as described in any possible implementation in second aspect or second aspect.
Digital envelope amplifying circuit provided in an embodiment of the present invention, method and envelope tracking power amplifier, use
The mode of cardinar number word processing is amplified and processes and integrate respectively to high-frequency envelope signal and low frequency envelope signal, substantially increases
The efficiency of digital envelope amplifying circuit, envelope tracking power amplifier is applied to by the digital envelope amplifying circuit
In, and then improve the efficiency of envelope tracking power amplifier.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
The accompanying drawing to be used needed for having technology description is briefly described, it should be apparent that, drawings in the following description are this hairs
Some bright embodiments, for those of ordinary skill in the art, without having to pay creative labor, can be with
Other accompanying drawings are obtained according to these accompanying drawings.
Fig. 1 is the structural representation of the embodiment of digital envelope amplifying circuit one of the invention；
Fig. 2 is an experiment effect schematic diagram of digital envelope amplifying circuit embodiment of the invention；
Fig. 3 is the structural representation of another embodiment of digital envelope amplifying circuit of the invention；
Fig. 4 is the structural representation of the another embodiment of digital envelope amplifying circuit of the invention；
Fig. 5 is the structural representation of the embodiment of envelope tracking power amplifier of the invention；
Fig. 6 is the structural representation of another embodiment of envelope tracking power amplifier of the invention；
Fig. 7 is an embodiment flow chart of digital envelope amplification method of the invention；
Fig. 8 is another embodiment flow chart of digital envelope amplification method of the invention；
Fig. 9 is the another embodiment flow chart of digital envelope amplification method of the invention；
Figure 10 is a kind of structural representation of embodiment of base station of the invention.
Specific embodiment
To make the purpose, technical scheme and advantage of the embodiment of the present invention clearer, below in conjunction with the embodiment of the present invention
In accompanying drawing, the technical scheme in the embodiment of the present invention is clearly and completely described, it is clear that described embodiment is
A part of embodiment of the present invention, rather than whole embodiments.Based on the embodiment in the present invention, those of ordinary skill in the art
The every other embodiment obtained under the premise of creative work is not made, belongs to the scope of protection of the invention.
Fig. 1 is the structural representation of the embodiment of digital envelope amplifying circuit one of the invention, as shown in figure 1, this reality
Apply the enhanced processing process that the digital envelope amplifying circuit of example offer specifically can apply to digital envelope.This reality
The digital envelope amplifying circuit 100 for applying example offer is specifically included：Digital envelope processor 102, high-frequency impulse width/
Density Modulator (high-frequency impulse width or Density Modulator, High Frequency Pulse Width Modulation or
Pulse Density Modulation, abbreviation HF PWM/PDM) 104, low frequency pulse width/Density Modulator (low-frequency pulse
Width or Density Modulator, Low Frequency Pulse Width Modulation or Pulse Density
Modulation, abbreviation LF PWM/PDM) 106, HF switch driver（High Frequency Switch Driver）
108th, low frequency switch driver（Low Frequency Switch Driver）110 and integrator 112.
Digital envelope processor 102, for according to a pair of digital quadrature signal generation digital envelopes
（Digital Envelope Signal, hereinafter referred to as DES）（Do not draw）, and digital envelope DES is processed into frequency high
Word envelope signal（High Frequency Date Envelope Signal, hereinafter referred to as HDES）Believe with low frequency digital envelope
Number（Low Frequency Date Envelope Signal, hereinafter referred to as LDES）；Digital envelope can be understood as bag
The data flow that network signal is presented in numeric field.
Specifically, digital envelope processor 102 can be by digital signal processor（Digital Signal
Processor, hereinafter referred to as DSP）To realize, digital envelope processor 102 is by a pair of digital quadrature signals（I/Q）Take bag
Network, generating DES isDES is carried out into digital filtering generation HDES and LDES again, and HDES and LDES are sent respectively
Give the connected high-frequency impulse width/Density Modulator 104 of digital envelope processor 102 and low frequency pulse width/density
Modulator 106.High-frequency impulse width/Density Modulator 104 and low frequency pulse width/Density Modulator 106 can also specifically lead to
DSP is crossed to realize.Usual high frequency can be defined as the frequency of 3MHz to 30MHz in this area, and low frequency can be defined as 20Hz extremely
The frequency of 20000Hz, but be not limited to this in embodiments of the present invention and define, the embodiment of the present invention is applied under different scenes
Can be set accordingly according to demand.Such as：The frequency of the first threshold value is set higher than for high frequency, less than the second threshold value
Frequency be low frequency, wherein the first threshold value and the second threshold value can be the same or different, when implementing, the first thresholding
Value can be bigger than the second threshold value, and the first threshold value and the second threshold value can accordingly be set according to actual demand.
It is right after high-frequency impulse width/Density Modulator 104 receives the HDES of the transmission of digital envelope processor 102
HDES carries out the modulation of pulse width/density, generates the first high-frequency signal（High Frequency Signal 1, hereinafter referred to as
HS1）, and HS1 is sent to the HF switch driver 108 being connected with itself.
It is right after low frequency pulse width/Density Modulator 106 receives the LDES of the transmission of digital envelope processor 102
LDES carries out the modulation of pulse width/density, generates the first low frequency signal（Low Frequency Signal 1, hereinafter referred to as
LS1）, and LS1 is sent to the low frequency switch driver 110 being connected with itself.
After HF switch driver 108 receives the HS1 that high-frequency impulse width/Density Modulator 104 sends, HS1 is entered
Row power drive, i.e., carry out voltage driving to HS1（Different power are exported according to the height of driving voltage）Or electric current drives
It is dynamic（Different power are exported according to the size of driving current）, HS1 is amplified into the second high-frequency signal of generation（High
Frequency Signal 2, hereinafter referred to as HS2）, and HS2 is sent to the integrator 112 being connected with itself.
After low frequency switch driver 110 receives the LS1 of the transmission of low frequency pulse width/Density Modulator 106, LS1 is entered
Row voltage or electric current drive, by LS1）Amplify the second low frequency signal of generation（Low Frequency Signal 2, hereinafter referred to as
LS2）, and LS2 is sent to the integrator 112 being connected with itself.
The HS2 and LS2 that integrator 112 will be received are integrated into the analogue envelope signal including high and low frequency energy
（Analog Envelope Signal, hereinafter referred to as AES）.Wherein, the signal that integrating can be have correlation by two is closed
As a process for signal.In the embodiment of the present invention, can be from duplexer as integrator 112, it is also possible to choose transformation
Device is used as integrator 112.When transformer is chosen as integrator 112, the primary coil of transformer is connected to HF switch drive
Dynamic one end of the secondary coil of transformer is connected with low frequency switch driver 110 between device 108 and ground contacts, other end output
By the AES obtained after primary coil and secondary coil coupling.Integrator 112 can also be realized using other circuit structures,
To reach the purpose of HS2 and LS2 integration, stabilization, it is not limited with the present embodiment.
Digital envelope amplifying circuit 100 in the above embodiment of the present invention is directed to the frequency distribution of digital envelope
Feature, employs the structure that difference is amplified.For example：There is 85% digital envelope collection in the digital envelope of 20MHz bandwidth
In in the range of direct current to hundreds of or thousands of Hz, i.e., the relatively low signal of frequency accounts for the overwhelming majority of digital envelope.The present invention
When digital envelope amplifying circuit 100 in above-described embodiment is applied to the digital envelope of 20MHz bandwidth, to accounting for
15% HS1 is opened with account for 85% LS1 points and is amplified.Work when low frequency switch driver 110 does enhanced processing to LS1 is frequently
Rate is relatively low, and low frequency characteristic makes its efficiency etaLFMore than 92% can be reached；When HF switch driver 108 does enhanced processing to HS1
Working frequency is very high, and for example maximum operating frequency is F, if by harmonic controling within 5F, the effect of HF switch driver 108
Rate ηHFAlso more than 85% can be reached.
The efficiency eta of whole digital envelope amplifying circuit 100VDDCan be expressed as：
Wherein：POUTIt is digital envelope general power, it is also possible to take 100%；PHFIt is the power of HS1, it is also possible to take it and account for
The percentage of digital envelope general power；PLFBe the power of LS1, can equally take its account for digital envelope general power hundred
Divide ratio.
Illustrated in the present embodiment and digital envelope is divided into two kinds of digital envelope amplifying circuits of frequency, it is real
Border using when the envelope energy frequency partition of more needs can be carried out to digital envelope as needed.For example by digital packets
Network signal transacting is in four kinds of digital envelopes of different frequency scope, according to actual conditions, by being similar to the present embodiment
Four kinds of digital envelopes are processed by the mode for the treatment of high-frequency digital envelope signal and low frequency digital envelope signal respectively.
In other words, high-frequency digital envelope signal can include one or more high-frequency digital envelope signal, low frequency digital envelope signal
One or more low frequency digital envelope signal can be included.The embodiment of the present invention is not limited the standard for defining high and low frequency
System.
Below the experiment effect of the engagement embodiment of the present invention to the embodiment of the present invention to the effect of digital envelope amplifying circuit 100
Rate ηVDDLifting effect elaborate：
Fig. 2 is an experiment effect schematic diagram of digital envelope amplifying circuit embodiment of the invention, asks comprehensive reference
Fig. 1 and Fig. 2, as seen from the figure, when above-mentioned formula（1）In PLFIt is 85%, PHFBe 15%, and low frequency switch driver 110 efficiency
ηLFWhen being fixed as 92%, the efficiency eta of whole digital envelope amplifying circuit 100VDDValue with the efficiency of HF switch driver 108
ηHFRaising and lifted.The efficiency eta of HF switch driver 108HFWhen reaching 85%, the efficiency of digital envelope amplifying circuit 100
ηVDDMore than 90% can be reached, digital envelope amplifying circuit of the efficiency more than 90% has weight for the business application of ET technologies
It is worth.
The digital envelope amplifying circuit that the present embodiment is provided, by digital envelope processor 102, high-frequency impulse
Width/Density Modulator 104, low frequency pulse width/Density Modulator 106, HF switch driver 108, low frequency switch drive
The setting of device 110 and integrator 112, is entered respectively by the way of cardinar number word processing to high-frequency envelope signal and low frequency envelope signal
Row enhanced processing is simultaneously integrated, and substantially increases the overall efficiency of digital envelope amplifying circuit, and the digital envelope is put
Big circuit is applied in envelope tracking power amplifier, and then improves the efficiency of envelope tracking power amplifier.
Fig. 3 is the structural representation of another embodiment of digital envelope amplifying circuit of the invention, as shown in figure 3, this
The digital envelope amplifying circuit that embodiment is provided specifically can apply to the enhanced processing process to digital envelope.This
The digital envelope amplifying circuit 300 that embodiment is provided includes：Digital envelope processor 102, high-frequency impulse width/close
Degree modulator 104, low frequency pulse width/Density Modulator 106, HF switch driver 108, the and of low frequency switch driver 110
Integrator 112, the function of above-mentioned 102~112 device and corresponding device in the digital envelope amplifying circuit embodiment shown in Fig. 1
The function of part is consistent, repeats no more.In the present embodiment, further, the digital envelope amplifying circuit 300 can also be wrapped
Include timing_delay estimation circuit 301.
Timing_delay estimation circuit 301, is connected with the digital envelope processor 102, for a pair of digital quadratures to be believed
Number carry out timing_delay estimation treatment, and by processed by timing_delay estimation this digital quadrature signal is exported at digital envelope
Reason device 102；It is corresponding,
The digital envelope processor 102 is used for according to the pair of numeral processed by the timing_delay estimation just
Signal generation digital envelope is handed over, and the digital envelope is processed into high-frequency digital envelope signal and low frequency digital bag
Network signal.
Timing_delay estimation circuit 301, for a pair of digital quadrature signals to be carried out into timing_delay estimation, so that through digital envelope
The simulation numeral envelope signal that amplifying circuit treatment is obtained is synchronous with radiofrequency signal.The timing_delay estimation circuit 301 can also be set
Cause to process what is obtained through digital envelope amplifying circuit in digital quadrature signal amplifying circuit 510 shown in Figure 5
Simulation numeral envelope signal is synchronous with the radiofrequency signal obtained through the treatment of digital quadrature signal amplifying circuit 510.When implementing,
Before digital analog converter 510 can be arranged at, it is also possible to be arranged on other positions, can not limit in embodiments of the present invention
It is fixed.
Fig. 4 is the structural representation of the another embodiment of digital envelope amplifying circuit of the invention, as shown in figure 4, this
The digital envelope amplifying circuit that embodiment is provided specifically can apply to the enhanced processing process to digital envelope.This
The digital envelope amplifying circuit 400 that embodiment is provided can equally include：Timing_delay estimation circuit 301, digital envelope
Processor 102, high-frequency impulse width/Density Modulator 104, low frequency pulse width/Density Modulator 106, HF switch drive
Device 108, low frequency switch driver 110 and integrator 112, function and the numeral shown in Fig. 1 or Fig. 3 of above-mentioned 301~112 device
The function of respective devices is consistent in envelope signal amplifying circuit embodiment, repeats no more.In the present embodiment, further, should
Digital envelope amplifying circuit 400 can also include high frequency low pass filter 402 and low frequency low pass filter 404.
High frequency low pass filter 402 is connected between HF switch driver 108 and integrator 112, for being carried out to HS2
High frequency low-pass filtering treatment；Low frequency low pass filter 404 is connected between low frequency switch driver 110 and integrator 112, is used for
Low frequency low-pass filtering treatment is carried out to LS2.HS2 after being processed through high frequency low pass filter 402 and low frequency low pass filter 404 and
LS2 is integrated into AES by integrator 112 again.
The implementation result of the present embodiment can equally be expressed with the experiment effect in Fig. 2, the digital envelope of the present embodiment
Signal amplification circuit passes through timing_delay estimation circuit 301, digital envelope processor 102, high-frequency impulse width/Density Modulator
104th, low frequency pulse width/Density Modulator 106, HF switch driver 108, low frequency switch driver 110, integrator 112,
The setting of high frequency low pass filter 402 and low frequency low pass filter 404, to high-frequency envelope signal by the way of cardinar number word processing
It is amplified treatment and filtering process respectively with low frequency envelope signal, the signal that will be obtained is integrated, and substantially increases numeral
The overall efficiency of envelope signal amplifying circuit, envelope tracking power amplifier is applied to by the digital envelope amplifying circuit
In, and then improve the efficiency of envelope tracking power amplifier.
In the above-described embodiments, the integrator 112 is specifically as follows duplexer.
In the above-described embodiments, the integrator 112 is specifically as follows transformer；The primary coil connection of the transformer
Between the HF switch driver 108 and ground contacts, one end of the secondary coil of the transformer and the low frequency switch
Driver 110 is connected, and the other end of the secondary coil exports the analogue envelope signal.
Fig. 5 is the structural representation of the embodiment of envelope tracking power amplifier of the invention, as shown in figure 5, this implementation
The envelope tracking power amplifier 500 of example can include the digital envelope amplifying circuit that any embodiment of the present invention is provided
501 and digital quadrature signal amplifying circuit 510, in other embodiments of the present invention, it is also possible to the number including other forms
Word orthogonal signalling amplifying circuit, the embodiment of the present invention is not restricted to this.
Digital quadrature signal amplifying circuit 510 is connected with digital envelope amplifying circuit 501, for according to digital envelope
The AES of the generation of signal amplification circuit 501 enters to a pair of digital quadrature signal I/Q of input digital envelope amplifying circuit 501
Row treatment generation radiofrequency signal（Radiofrequency Signal, hereinafter referred to as RFS）.
The envelope tracking power amplifier 500 that the present embodiment is provided, by setting for digital envelope amplifying circuit 510
Put, the digital envelope amplifying circuit 510 is by digital envelope processor, high-frequency impulse width/Density Modulator, low
The setting of frequency pulse width/Density Modulator, HF switch driver, low frequency switch driver and integrator, using pure digi-tal
The mode for the treatment of is amplified and processes and integrate respectively to high-frequency envelope signal and low frequency envelope signal, substantially increases digital packets
The overall efficiency of network signal amplification circuit, the digital envelope amplifying circuit is applied in envelope tracking power amplifier,
And then improve the efficiency of envelope tracking power amplifier.
In the present embodiment, digital quadrature signal amplifying circuit 510 can include：Digital analog converter 512, quadrature modulator
514th, driving amplifier 516 and radio frequency amplifier 518.Wherein, digital analog converter 512 enters a pair of digital quadrature signal I/Q
Row digital-to-analogue conversion, converts digital signals into analog signal；Quadrature modulator 514 is connected with digital analog converter 512, and digital-to-analogue is turned
The analogue orthogonal signal that parallel operation 512 is obtained after changing carries out orthogonal modulation, generates modulated signal；Driving amplifier 516 with it is orthogonal
Modulator 514 is connected, and enhanced processing is driven by the modulated signal for obtaining is modulated through quadrature modulator 514；Radio frequency amplifier
518 are connected with digital envelope amplifying circuit 501 and driving amplifier 516 respectively, and radio frequency amplifier 518 receives digital envelope
The AES and driving amplifier 516 that signal amplification circuit 501 is provided provide through the modulated signal after drive amplification, and according to AES
The power supply of drain electrode or colelctor electrode to radio frequency amplifier 518 carries out radio frequency amplification to modulated signal, generates RFS.
In the present embodiment, if the efficiency of envelope tracking power amplifier 500 is ηtot, digital envelope amplifying circuit
501 efficiency is ηVDD, the efficiency of digital quadrature signal amplifying circuit 510 is ηRF, then ηtot=ηVDD×ηRF.Wherein numeral just
Hand over the efficiency eta of signal amplification circuit 510RFCan generally achieve 70%, the embodiment of the present invention is by digital envelope amplifying circuit
501 efficiency etaVDDWhen control is more than 90%, the efficiency eta of envelope tracking power amplifier 500totMore than 63% is can reach, compared with
The envelope tracking power amplifier efficiency of prior art is obviously improved.
The envelope tracking power amplifier that the present embodiment is provided, by the setting of digital envelope amplifying circuit, the number
Word envelope signal amplifying circuit passes through timing_delay estimation circuit, digital envelope processor, high-frequency impulse width/density modulation
The setting of device, low frequency pulse width/Density Modulator, HF switch driver, low frequency switch driver and integrator, using pure
The mode of digital processing is amplified and processes and integrate respectively to high-frequency envelope signal and low frequency envelope signal, substantially increases number
The overall efficiency of word envelope signal amplifying circuit, envelope tracking power amplifier is applied to by the digital envelope amplifying circuit
In, and then improve the efficiency of envelope tracking power amplifier.
Fig. 6 is the structural representation of another embodiment of envelope tracking power amplifier of the invention, as shown in fig. 6, this reality
The envelope tracking power amplifier 600 in example is applied except the digital envelope provided including any embodiment of the present invention amplifies electricity
Road 601 and Fig. 5 are provided outside the digital quadrature signal amplifying circuit 510 in embodiment, also including feedback circuit 610.
Feedback circuit 610 includes multiplier 612 and analog-digital converter 614, and multiplier 612 is connected to digital quadrature signal and puts
Between the output end and analog-digital converter 614 of the radio frequency amplifier in big circuit 510, analog-digital converter 614 is believed with digital envelope
Number amplifying circuit 601 is connected.The radiofrequency signal RFS that feedback circuit 610 is provided according to digital quadrature signal amplifying circuit 510 is to number
Word envelope signal amplifying circuit 601 returns to feedback signal FBS, for providing control ginseng to digital envelope amplifying circuit 601
Examine.
In the present embodiment, if the efficiency of envelope tracking power amplifier 600 is ηtot, digital envelope amplifying circuit
601 efficiency is ηVDD, the efficiency of digital quadrature signal amplifying circuit 510 is ηRF, then ηtot=ηVDD×ηRF.Wherein numeral just
Hand over the efficiency eta of signal amplification circuit 510RFCan generally achieve 70%, the embodiment of the present invention is by digital envelope amplifying circuit
601 efficiency etaVDDWhen control is more than 90%, the efficiency eta of envelope tracking power amplifier 600totMore than 63% is can reach, compared with
The envelope tracking power amplifier efficiency of prior art is obviously improved.
The envelope tracking power amplifier that the present embodiment is provided, by the setting of digital envelope amplifying circuit, the number
Word envelope signal amplifying circuit passes through timing_delay estimation circuit, digital envelope processor, high-frequency impulse width/density modulation
The setting of device, low frequency pulse width/Density Modulator, HF switch driver, low frequency switch driver and integrator, using pure
The mode of digital processing is amplified and processes and integrate respectively to high-frequency envelope signal and low frequency envelope signal, substantially increases number
The overall efficiency of word envelope signal amplifying circuit, controls to provide the feedback of reference by the digital envelope amplifying circuit and to it
Circuit is applied in envelope tracking power amplifier, and then improves the efficiency of envelope tracking power amplifier.
Fig. 7 is an embodiment flow chart of digital envelope amplification method of the invention, as shown in fig. 7, the present embodiment
The digital envelope amplifying circuit that can specifically be provided by any embodiment of the present invention of digital envelope amplification method
To realize, it implements process, will not be repeated here.The digital envelope amplification method that the present embodiment is provided specifically is wrapped
Include：
Step S710, according to a pair of digital quadrature signals generation digital envelopes, and digital envelope is processed into
High-frequency digital envelope signal and low frequency digital envelope signal；Wherein it is possible to digital quadrature signal is carried out timing_delay estimation treatment or
Person carries out timing_delay estimation treatment to digital envelope, so that the radio frequency in digital envelope and envelope tracking power amplifier
Signal synchronization.
Step S720, high-frequency digital envelope signal is processed into the first high-frequency signal by pulse width/density modulation, will
Low frequency digital envelope signal is processed into the first low frequency signal by pulse width/density modulation；
Step S730, by the first high-frequency signal enhanced processing into the second high-frequency signal, by the first low frequency signal by amplifying
It is processed into the second low frequency signal；
Step S740, the second high-frequency signal and the second low frequency signal are integrated into analogue envelope signal.
The digital envelope amplification method that the present embodiment is provided, digital envelope amplifying circuit is according to by time delay control
A pair of digital quadrature signals generation digital envelope for the treatment of is made, and digital envelope is processed into high-frequency digital envelope letter
Number and low frequency digital envelope signal, by high-frequency digital envelope signal by pulse width/density modulation be processed into the first high frequency believe
Number, low frequency digital envelope signal is processed into the first low frequency signal by pulse width/density modulation, the first high-frequency signal is put
The second high-frequency signal is processed into greatly, by the first low frequency signal by enhanced processing into the second low frequency signal, by the second high-frequency signal
It is integrated into analogue envelope signal with the second low frequency signal.
The digital envelope amplification method of the embodiment of the present invention is by the way of cardinar number word processing to high-frequency envelope signal
It is amplified respectively with low frequency envelope signal and processes and integrate, substantially increases the overall effect of digital envelope amplifying circuit
Rate, the amplification of envelope-tracking power is applied to by the digital envelope amplification method, and then is improve envelope-tracking power and put
Big efficiency.
Fig. 8 is another embodiment flow chart of digital envelope amplification method of the invention, as shown in figure 8, in step
S830 by the first high-frequency signal enhanced processing into the second high-frequency signal, by the first low frequency signal by enhanced processing into the second low frequency
After signal, methods described can also further include：
Step S840, high frequency low-pass filtering treatment is carried out to the second high-frequency signal, it is low to carry out low frequency to the second low frequency signal
Pass filter treatment；
Second high-frequency signal and the second low frequency signal are integrated into analogue envelope signal including step S850, by high frequency low pass
The second low frequency signal after the second high-frequency signal and low frequency low-pass filtering treatment after filtering process is integrated into analogue envelope signal.
In the present embodiment, step S810-S830 is identical with step S710-S730 in Fig. 7 embodiments.
The present embodiment detailed implementation may be referred to previous embodiment, no longer be developed in details herein.
The digital envelope amplification method of the present embodiment is by the way of cardinar number word processing to high-frequency envelope signal and low
Frequency envelope signal is amplified treatment and filtering process respectively, and the signal that will be obtained is integrated, and substantially increases digital envelope
The overall efficiency of signal amplification circuit, the digital envelope amplification method is applied to the amplification of envelope-tracking power, and then
Improve the efficiency of envelope-tracking power amplification.
Fig. 9 is the another embodiment flow chart of digital envelope amplification method of the invention, as shown in figure 9, wherein walking
Rapid S910-S940 is identical with step S710-S740 in Fig. 7 embodiments respectively, will not be described here, and can further include：
Step S950, treatment life is carried out to a pair of digital quadrature signals described in step S910 according to analogue envelope signal
Into radiofrequency signal.
Further, by the first high-frequency signal enhanced processing into the second high-frequency signal, by first low frequency signal
It is described that second high-frequency signal and the second low frequency signal are integrated into simulation by enhanced processing into after the second low frequency signal
Before envelope signal, can also include：High frequency low-pass filtering treatment is carried out to second high-frequency signal, to second low frequency
Signal carries out low frequency low-pass filtering treatment；It is described that second high-frequency signal and the second low frequency signal are integrated into analogue envelope letter
Number, including：By the second low frequency signal after the second high-frequency signal and low frequency low-pass filtering treatment after high frequency low-pass filtering treatment
It is integrated into the analogue envelope signal.
Further, it is described that the radio frequency letter is generated according to the pair of digital quadrature signal and the analogue envelope signal
Number, including：The pair of digital quadrature signal is carried out into digital-to-analogue conversion；A pair of analogue orthogonal signals after logarithmic mode conversion are carried out
Orthogonal modulation, generates modulated signal；Enhanced processing is driven to the modulated signal；
Radio frequency amplification is carried out to the modulated signal after drive amplification treatment according to the analogue envelope signal, is penetrated described in generation
Frequency signal.Specifically, can be fed to final stage radio frequency amplifier according to the analogue envelope signal, further, can be by institute
State analogue envelope signal and export colelctor electrode or drain electrode to final stage radio frequency amplifier, so that the amplification to modulated signal is completed, it is raw
Into the radiofrequency signal.
The digital envelope amplification method of the present embodiment is by the way of digital processing to high-frequency envelope signal and low frequency
Envelope signal is amplified treatment and filtering process respectively, and the signal that will be obtained is integrated, and substantially increases digital envelope letter
The overall efficiency of number amplifying circuit, the digital envelope amplification method is applied to the amplification of envelope-tracking power, Jin Erti
The efficiency of envelope-tracking power amplification high.
Figure 10 is a kind of structural representation of embodiment of base station of the invention, as shown in Figure 10, what the present embodiment was provided
Base station 1000 includes baseband processing module 1010, radio-frequency module 1020 and antenna 1030, and wherein radio-frequency module 1020 includes bag
Network tracking power amplifier 1022, envelope tracking power amplifier 1022 can include：Digital envelope amplifying circuit 1024.
It is understood that the module included by base station in the embodiment of the present invention is the division for functionally carrying out, it is physically
It is independently arranged, or at least two module therein is set in Same Physical entity as needed, such as penetrates
Frequency module and antenna are arranged in Same Physical entity, or, baseband processing module and radio-frequency module are arranged on Same Physical reality
In body.
Envelope tracking power amplifier 1022 can be above example（Such as Fig. 5 or Fig. 6）Shown any implementation
Envelope tracking power amplifier.
The base station that the present embodiment is provided, is set by digital envelope amplifying circuit in envelope tracking power amplifier
Put, the digital envelope amplifying circuit passes through timing_delay estimation circuit, digital envelope processor, high-frequency impulse width/close
The setting of degree modulator, low frequency pulse width/Density Modulator, HF switch driver, low frequency switch driver and integrator,
High-frequency envelope signal and low frequency envelope signal are amplified respectively by the way of cardinar number word processing are processed and is integrated, carried significantly
The overall efficiency of digital envelope amplifying circuit high, envelope-tracking power is applied to by the digital envelope amplifying circuit
In amplifier, so as to improve the efficiency of envelope tracking power amplifier, and then the power amplifier efficiency of base station is improve.
In sum, digital envelope amplifying circuit provided in an embodiment of the present invention, method and envelope-tracking power are put
Big device, is amplified at treatment and filtering respectively by the way of cardinar number word processing to high-frequency envelope signal and low frequency envelope signal
Manage and integrate, substantially increase the efficiency of digital envelope amplifying circuit, by the digital envelope amplifying circuit and method
The amplification of envelope-tracking power is applied to, and then improves the efficiency of envelope-tracking power amplification.Prior art is compared simultaneously, this
Inventive embodiments realize that the time delay of envelope and envelope low-and high-frequency energy are distributed using the mode of cardinar number word processing, very high so as to reach
The signal envelope voltage output of quality；Due to only processing switching signal, reduce analog device and use, make the overall cost of implementation can
To substantially reduce, the uniformity of batch production is also improved；Because HFS 15% is only amplified in speed-sensitive switch amplifier section
Energy, therefore the selection of device brings simplicity when being realized to speed-sensitive switch amplifier.It is above-mentioned excellent that the embodiment of the present invention is brought
Point both contributes to the popularization of ET technologies.
Finally it should be noted that：The above embodiments are merely illustrative of the technical solutions of the present invention, rather than its limitations；Although
The present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those within the art that：It still may be used
Modified with to the technical scheme described in foregoing embodiments, or equivalent is carried out to which part technical characteristic；
And these modification or replace, do not make appropriate technical solution essence depart from various embodiments of the present invention technical scheme spirit and
Scope.
Claims (14)
1. a kind of digital envelope amplifying circuit, it is characterised in that including：
Digital envelope processor, for according to a pair of digital quadrature signals generation digital envelopes, and by the numeral
Envelope signal is processed into high-frequency digital envelope signal and low frequency digital envelope signal, wherein, the high-frequency digital envelope signal bag
One or more signal is included, the low frequency digital envelope signal includes one or more signal；
High-frequency impulse width/Density Modulator, is connected with the digital envelope processor, for by the high-frequency digital bag
Network signal is processed into the first high-frequency signal by pulse width/density modulation；
Low frequency pulse width/Density Modulator, is connected with the digital envelope processor, for by the low frequency digital bag
Network signal is processed into the first low frequency signal by pulse width/density modulation；
HF switch driver, is connected with the high-frequency impulse width/Density Modulator, for first high-frequency signal to be put
The second high-frequency signal is processed into greatly, voltage driving is carried out to first high-frequency signal or electric current is driven, by first high frequency
Signal amplifies generation second high-frequency signal；
Low frequency switch driver, is connected with the low frequency pulse width/Density Modulator, for first low frequency signal to be passed through
Enhanced processing into the second low frequency signal is crossed, voltage driving is carried out to first low frequency signal or electric current is driven, by described first
Low frequency signal amplifies generation second low frequency signal；
Integrator, is connected with the HF switch driver and the low frequency switch driver respectively, for high by described second
Frequency signal and the second low frequency signal are integrated into analogue envelope signal.
2. digital envelope amplifying circuit according to claim 1, it is characterised in that also include：
Timing_delay estimation circuit, is connected with the digital envelope processor, for a pair of digital quadrature signals to be carried out into time delay
Control process, and the pair of digital quadrature signal after timing_delay estimation is processed is exported at the digital envelope
Reason device.
3. digital envelope amplifying circuit according to claim 1 and 2, it is characterised in that also include：
High frequency low pass filter, is connected between the HF switch driver and the integrator, for high to described second
Frequency signal carries out high frequency low-pass filtering treatment；
Low frequency low pass filter, is connected between the low frequency switch driver and the integrator, for low to described second
Frequency signal carries out low frequency low-pass filtering treatment.
4. digital envelope amplifying circuit according to claim 3, it is characterised in that：
The integrator is duplexer.
5. digital envelope amplifying circuit according to claim 3, it is characterised in that：
The integrator is transformer；
The primary coil of the transformer is connected between the HF switch driver and ground contacts, the secondary of the transformer
One end of coil is connected with the low frequency switch driver, and the other end of the secondary coil exports the analogue envelope signal.
6. a kind of envelope tracking power amplifier, it is characterised in that including：
Digital envelope amplifying circuit as described in claim 1-5 is any；
Digital quadrature signal amplifying circuit, is connected, for according to the digital envelope with the digital envelope amplifying circuit
The analogue envelope signal of signal amplification circuit generation is believed a pair of digital quadratures for being input into the digital envelope amplifying circuit
Number carry out treatment generation radiofrequency signal.
7. envelope tracking power amplifier according to claim 6, it is characterised in that the digital quadrature signal amplifies electricity
Road includes：
Digital analog converter, for the pair of digital quadrature signal to be carried out into digital-to-analogue conversion；
Quadrature modulator, is connected with the digital analog converter, and a pair of analogue orthogonal signals after being changed for logarithmic mode are carried out just
Intermodulation system, generates modulated signal；
Driving amplifier, is connected with the quadrature modulator, for being driven enhanced processing to the modulated signal；
Radio frequency amplifier, is connected with the integrator and the driving amplifier of the digital envelope amplifying circuit respectively, uses
In radio frequency amplification is carried out to the modulated signal after drive amplification treatment according to the analogue envelope signal, the radio frequency letter is generated
Number.
8. envelope tracking power amplifier according to claim 7, it is characterised in that also include：
Feedback circuit, including multiplier and analog-digital converter；
The multiplier is connected between the output end of the radio frequency amplifier and the analog-digital converter；
The analog-digital converter is connected with the digital envelope amplifying circuit.
9. a kind of digital envelope amplification method, it is characterised in that including：
According to a pair of digital quadrature signal generation digital envelopes, and the digital envelope is processed into high-frequency digital bag
Network signal and low frequency digital envelope signal, wherein, the high-frequency digital envelope signal includes one or more signal, the low frequency
Digital envelope includes one or more signal；
The high-frequency digital envelope signal is processed into the first high-frequency signal by pulse width/density modulation, by the low frequency
Digital envelope is processed into the first low frequency signal by pulse width/density modulation；
By the first high-frequency signal enhanced processing into the second high-frequency signal, by first low frequency signal by enhanced processing into
Second low frequency signal；
Second high-frequency signal and the second low frequency signal are integrated into analogue envelope signal；
It is described by the first high-frequency signal enhanced processing into the second high-frequency signal, including：
Voltage driving or electric current are carried out to first high-frequency signal to drive, and first high-frequency signal is amplified and generates described the
Two high-frequency signals；
It is described by first low frequency signal by enhanced processing into the second low frequency signal, including：
Voltage driving or electric current are carried out to first low frequency signal to drive, and first low frequency signal is amplified and generates described the
Two low frequency signals.
10. digital envelope amplification method according to claim 9, it is characterised in that including：By first high frequency
Signal enhanced processing into the second high-frequency signal, by first low frequency signal by enhanced processing into after the second low frequency signal,
It is described second high-frequency signal and the second low frequency signal are integrated into analogue envelope signal before, also include：
High frequency low-pass filtering treatment is carried out to second high-frequency signal, low frequency LPF is carried out to second low frequency signal
Treatment；
It is described that second high-frequency signal and the second low frequency signal are integrated into analogue envelope signal, including：
The second low frequency signal after the second high-frequency signal and low frequency low-pass filtering treatment after high frequency low-pass filtering treatment is integrated
Into the analogue envelope signal.
The 11. digital envelope amplification method according to claim 9 or 10, it is characterised in that the pair of numeral is just
It is by a pair of digital quadrature signals after timing_delay estimation treatment to hand over signal.
12. digital envelope amplification methods according to claim 11, it is characterised in that described by second high frequency
Signal and the second low frequency signal are integrated into after analogue envelope signal, also include：
Treatment generation radiofrequency signal is carried out to the pair of digital quadrature signal according to the analogue envelope signal.
13. digital envelope amplification methods according to claim 12, it is characterised in that described according to the simulation bag
Network signal carries out the treatment generation radiofrequency signal to the pair of digital quadrature signal, including：
The pair of digital quadrature signal is carried out into digital-to-analogue conversion；
A pair of analogue orthogonal signals after logarithmic mode conversion carry out orthogonal modulation, generate modulated signal；
Enhanced processing is driven to the modulated signal；
Radio frequency amplification is carried out to the modulated signal after drive amplification treatment according to the analogue envelope signal, the radio frequency letter is generated
Number.
A kind of 14. base stations, it is characterised in that including：
Envelope tracking power amplifier as described in claim 6-8 is any.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013073206 | 2013-03-26 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103518322A CN103518322A (en) | 2014-01-15 |
| CN103518322B true CN103518322B (en) | 2017-05-31 |
Family
ID=49899379
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201380000306.0A Active CN103518322B (en) | 2013-03-26 | 2013-03-26 | Digital envelope amplifying circuit, method and envelope tracking power amplifier |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103518322B (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102014104371A1 (en) * | 2014-03-28 | 2015-10-01 | Intel IP Corporation | An apparatus and method for amplifying a transmit signal or for determining values of a delay control parameter |
| DE102014104372A1 (en) * | 2014-03-28 | 2015-10-01 | Intel IP Corporation | An apparatus and method for amplifying a transmission signal |
| CN104124930B (en) * | 2014-07-31 | 2017-04-19 | 北京邮电大学 | Double-power mode envelope tracking method |
| US9596110B2 (en) * | 2015-04-02 | 2017-03-14 | Futurewei Technologies, Inc. | Open loop digital PWM envelope tracking system with dynamic boosting |
| CN108206703B (en) * | 2016-12-20 | 2020-05-08 | 中芯国际集成电路制造(上海)有限公司 | Radio frequency transmitting circuit, transmitter and user terminal |
| CN109286374B (en) * | 2017-07-19 | 2021-03-02 | 陕西亚成微电子股份有限公司 | Power supply for envelope tracking |
| CN109286375B (en) * | 2017-07-19 | 2021-03-02 | 陕西亚成微电子股份有限公司 | Power supply for envelope tracking |
| CN109768778B (en) * | 2017-11-09 | 2022-09-16 | 陕西亚成微电子股份有限公司 | Envelope tracking power supply for expanding bandwidth |
| CN115441883A (en) * | 2021-06-04 | 2022-12-06 | 华为技术有限公司 | Power supply circuit, processing circuit and wireless communication system |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1361938A (en) * | 1999-05-17 | 2002-07-31 | 艾利森公司 | Power modulation systems and methods that separately amplify low and high frequency portions of an amplitude waveform |
| CN1483241A (en) * | 2000-10-10 | 2004-03-17 | Adc��;��Ѷ����˾ | High frequency amplification circuit |
| CN101651459A (en) * | 2009-09-15 | 2010-02-17 | 电子科技大学 | High-efficiency linear LINC transmitter |
| CN101990741A (en) * | 2008-02-28 | 2011-03-23 | 努吉拉有限公司 | Improved control loop for amplification stage |
| CN102299689A (en) * | 2011-06-29 | 2011-12-28 | 清华大学 | High-efficiency double-frequency power amplifier design method based on envelop following technology |
| GB2484475A (en) * | 2010-10-11 | 2012-04-18 | Toshiba Res Europ Ltd | A power supply modulator for an RF amplifier, using a current-output class G amplifier |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101247153B (en) * | 2008-03-13 | 2011-11-30 | 中兴通讯股份有限公司 | Method for improving power amplifier efficiency and digital predistortion broadband communicator |
| CN102340283B (en) * | 2010-07-14 | 2014-05-28 | 大唐移动通信设备有限公司 | Method and device for envelope tracking |
-
2013
- 2013-03-26 CN CN201380000306.0A patent/CN103518322B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1361938A (en) * | 1999-05-17 | 2002-07-31 | 艾利森公司 | Power modulation systems and methods that separately amplify low and high frequency portions of an amplitude waveform |
| CN1483241A (en) * | 2000-10-10 | 2004-03-17 | Adc��;��Ѷ����˾ | High frequency amplification circuit |
| CN101990741A (en) * | 2008-02-28 | 2011-03-23 | 努吉拉有限公司 | Improved control loop for amplification stage |
| CN101651459A (en) * | 2009-09-15 | 2010-02-17 | 电子科技大学 | High-efficiency linear LINC transmitter |
| GB2484475A (en) * | 2010-10-11 | 2012-04-18 | Toshiba Res Europ Ltd | A power supply modulator for an RF amplifier, using a current-output class G amplifier |
| CN102299689A (en) * | 2011-06-29 | 2011-12-28 | 清华大学 | High-efficiency double-frequency power amplifier design method based on envelop following technology |
Non-Patent Citations (3)
| Title |
|---|
| High-Current–High-Speed Dynamic Bias Control System Applied to a 100-W Wideband Push–Pull Amplifier;Ludovic Bacqué et al;《IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES》;20081231;第56卷(第12期);第2798-2807页 * |
| 功率放大器漏极包络跟踪电源的研究;胡云;《中国优秀硕士学位论文全文数据库 信息科技辑》;20111215(第12期);第I135-305页 * |
| 基于包络跟踪技术的功率放大器设计方法的研究;胡云 等;《电路与系统学报》;20101231;第15卷(第6期);第6-10页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103518322A (en) | 2014-01-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103518322B (en) | Digital envelope amplifying circuit, method and envelope tracking power amplifier | |
| CN101247153B (en) | Method for improving power amplifier efficiency and digital predistortion broadband communicator | |
| CN102165686B (en) | Enhanced doherty amplifier with bias supply modulation | |
| CN100413210C (en) | Modulation circuit device, modulation method and radio communication device | |
| CN105518991B (en) | Power amplifier, Remote Radio Unit and base station | |
| CN105897182B (en) | A kind of high efficiency Doherty power amplifier based on harmonic controling | |
| CN104054260B (en) | DOHERTY power amplification device and method | |
| CN109672411A (en) | A kind of asymmetric broadband Doherty power amplifier suitable for 5G low-frequency range full frequency band | |
| US9813088B2 (en) | Supply modulators with voltage and frequency partitioning | |
| CN104779922B (en) | For optimizing the high voltage envelope tracker of radio-frequency power amplifier performance | |
| CN103430603B (en) | power amplifier, transceiver and base station | |
| EP2332251B1 (en) | Pulse-width modulation with selective pulse-elimination | |
| CN106877828B (en) | Transformer quadrature synthesis power amplifier | |
| CN103428157B (en) | The control method of a kind of radiofrequency signal and equipment | |
| JP6904506B2 (en) | Doherty type amplifier | |
| CN202551096U (en) | Signal emitter | |
| CN103428140A (en) | Method for sending signal and signal sender | |
| JP5337120B2 (en) | Class D amplifier and wireless communication apparatus | |
| CN102098247A (en) | High-efficiency high-linearity repeater system and realizing method of high-efficiency high-linearity thereof | |
| CN104836536B (en) | Power amplifier structure based on negative feedback | |
| CN105227507B (en) | Nonlinear systematic distortion correction device and method | |
| CN104052410A (en) | High-efficiency linear power amplification system and implementation method thereof | |
| CN108649905A (en) | Transformers connected in parallel synthesizes power amplifier | |
| CN207304495U (en) | It is a kind of that relatively low power amplifier is lost | |
| CN204216853U (en) | Dual-channel analog pre-distorting power amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |