CN103488221A - Output voltage control circuit - Google Patents
Output voltage control circuit Download PDFInfo
- Publication number
- CN103488221A CN103488221A CN201310404558.1A CN201310404558A CN103488221A CN 103488221 A CN103488221 A CN 103488221A CN 201310404558 A CN201310404558 A CN 201310404558A CN 103488221 A CN103488221 A CN 103488221A
- Authority
- CN
- China
- Prior art keywords
- port
- control circuit
- voltage
- logic control
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Voltage And Current In General (AREA)
Abstract
The invention discloses an output voltage control circuit. The output voltage control circuit has the advantages that information of whether two voltage stabilizing chips work or not is inputted into logic signal control circuits, so that different output voltages can be provided for a system under different conditions; power of a power supply can be saved for the system while normal running of the system is guaranteed; the output voltage control circuit is simple in structure and easy to implement, and conversion of the output voltages can be accurately controlled.
Description
Technical field
The present invention relates to the circuit engineering field, relate in particular to a kind of output voltage controlling circuit.
Background technology
At present, along with the renewal day by day of product, efficient power management has become one of key factor of circuit design.
Due to system, under the different operating state, to the demand of voltage, be different.For example, when needs are processed mass data, the voltage that the use amplitude is higher, when calculated amount is little, or, in holding state lower time, can be used the voltage that amplitude is lower.
If power supply provides high voltage always, may cause the waste of electric weight.If low voltage is provided always, can affect the system operation, can't carry out extensive calculation process.
Therefore, on the design field of power-efficient, one of them is exactly to provide different output voltages for the different operating situation of system now, to realize in the normal operation of assurance system, for system is saved electric quantity of power supply.
Summary of the invention
The embodiment of the present invention provides a kind of output voltage controlling circuit, for realizing in the normal operation of assurance system, for system is saved electric quantity of power supply.
A kind of output voltage controlling circuit, it is characterized in that, comprising: the first voltage input end mouth (11), second voltage input port (12), the first logic input terminal mouth (13), the second logic input terminal mouth (14) and Voltage-output port (15), the first voltage stabilizing chip (16), the second voltage stabilizing chip (17), the first logic control circuit (18) and the second logic control circuit (19);
The first port of described the first voltage stabilizing chip (16) is connected with described the first voltage input end mouth (11), and the second port of described the first voltage stabilizing chip (16) is connected with the five-port of the first logic control circuit (18); The 3rd port of described the first voltage stabilizing chip (16) is connected with described Voltage-output port (15);
The first port of described the second voltage stabilizing chip (17) is connected with described second voltage input port (12), and the second port of described the second voltage stabilizing chip (17) is connected with the five-port of described the second logic control circuit (19); The 3rd port of described the second voltage stabilizing chip (17) is connected with described Voltage-output port (15);
The first port of described the first logic control circuit (18) is connected with described the first voltage input end mouth (11), the second port of described the first logic control circuit (18) is connected with described second voltage input port (12), the 3rd port of described the first logic control circuit (18) is connected with described the first logic input terminal mouth (13), the 4th port ground connection of described the first logic control circuit (18);
The first port of described the second logic control circuit (19) is connected with the first voltage input end mouth (11), the second port of described the second logic control circuit (19) is connected with described second voltage input port (12), the 3rd port of described the second logic control circuit (19) is connected with described the second logic input terminal mouth (14), the 4th port ground connection of described the second logic control circuit (19);
Wherein, described the first logic control circuit (18) is by the first logic input terminal mouth (13) receive logic control signal, according to the logic control signal received, controls the whether conducting of described the first voltage stabilizing chip (16); Described the second logic control circuit (19) is by the second logic input terminal mouth (14) receive logic control signal, according to the logic control signal received, controls the whether conducting of described the second voltage stabilizing chip (17); When described the first voltage stabilizing chip (16) or described the second voltage stabilizing chip (17) conducting, output voltage is to described voltage output end (15).
Preferably, described the first logic control circuit (18) comprising: the first resistance (181), the second resistance (182), the 3rd resistance (183) and the first triode (184);
Described the first resistance (181) one ends are connected with described the first voltage input end mouth (11), and described the first resistance (181) other end is connected with the five-port of described the first logic control circuit (18); Described the second resistance (182) one ends are connected with described the first logic input terminal mouth (13), and described the second resistance (182) other end is connected with the base stage of described the first triode (184); One end of described the 3rd resistance (183) is connected with described second voltage input end (12), and described the 3rd resistance (183) other end is connected with described the first logic input terminal mouth (13); The collector of described the first triode (184) is connected with the five-port of described the first logic control circuit (18), the grounded emitter of described the first triode (184).
Preferably, described the second logic control circuit (19) comprising: the 4th resistance (191), the 5th resistance (192), the 6th resistance (193) and the second triode (194);
Described the 4th resistance (191) one ends are connected with described the first voltage input end mouth (11), and described the 4th resistance (191) other end is connected with the five-port of described the second logic control circuit (19); Described the 5th resistance (192) one ends are connected with described the second logic input terminal mouth (14), and described the 5th resistance (192) other end is connected with the base stage of described the second triode (194); One end of described the 3rd resistance (193) is connected with described second voltage input end (12), and described the 3rd resistance (193) other end is connected with described the second logic input terminal mouth (14); The collector of described the second triode (194) is connected with the five-port of described the second logic control circuit (19), the grounded emitter of described the second triode (194).
Whether the output voltage controlling circuit of the present embodiment, work by two voltage stabilizing chips in the input logic signal control circuit, take under different situations as system different output voltages is provided.Realization is in the normal operation of assurance system, for system is saved electric quantity of power supply.And circuit structure is simple, realize easily can controlling comparatively exactly the conversion of output voltage.
Other features and advantages of the present invention will be set forth in the following description, and, partly from instructions, become apparent, or understand by implementing the present invention.Purpose of the present invention and other advantages can realize and obtain by specifically noted structure in the instructions write, claims and accompanying drawing.
Below by drawings and Examples, technical scheme of the present invention is described in further detail.
The accompanying drawing explanation
Accompanying drawing is used to provide a further understanding of the present invention, and forms the part of instructions, for explaining the present invention, is not construed as limiting the invention together with embodiments of the present invention.In the accompanying drawings:
The structural representation that Fig. 1 is output voltage controlling circuit in the embodiment of the present invention;
The electrical block diagram that Fig. 2 is the first logic control circuit in the embodiment of the present invention;
The electrical block diagram that Fig. 3 is the second logic control circuit in the embodiment of the present invention.
Embodiment
Below in conjunction with accompanying drawing, the preferred embodiments of the present invention are described, should be appreciated that preferred embodiment described herein, only for description and interpretation the present invention, is not intended to limit the present invention.
Due to system, under the different operating state, to the demand of voltage, be different.The invention provides and a kind ofly can realize simply, quickly and accurately the conversion to electric power output voltage.
As shown in Figure 1, the output voltage controlling circuit of the embodiment of the present invention comprises:
The first voltage input end mouth 11, second voltage input port 12, the first logic input terminal mouth 13, the second logic input terminal mouth 14 and Voltage-output port 15, the first voltage stabilizing chip 16, the second voltage stabilizing chip 17, the first logic control circuit 18 and the second logic control circuit 19.
The first port P61 of the first voltage stabilizing chip 16 is connected with the first voltage input end mouth 11, and the second port P62 of the first voltage stabilizing chip 16 is connected with the five-port P85 of the first logic control circuit 18; The 3rd port P63 of the first voltage stabilizing chip 16 is connected with Voltage-output port 15;
The first port P71 of the second voltage stabilizing chip 17 is connected with second voltage input port 12, and the second port P72 of the second voltage stabilizing chip 17 is connected with the five-port P95 of the second logic control circuit 19; The 3rd port P73 of the second voltage stabilizing chip 17 is connected with Voltage-output port 15;
The first port P81 of the first logic control circuit 18 is connected with the first voltage input end mouth 11, the second port P82 of the first logic control circuit 18 is connected with second voltage input port 12, the 3rd port P83 of the first logic control circuit 18 is connected with the first logic input terminal mouth 13, the 4th port P84 ground connection of the first logic control circuit 18;
The first port P91 of the second logic control circuit 19 is connected with the first voltage input end mouth 11, the second port P92 of the second logic control circuit 19 is connected with second voltage input port 12, the 3rd port P93 of the second logic control circuit 19 is connected with the second logic input terminal mouth 14, the 4th port P94 ground connection of the second logic control circuit 19;
Wherein, the first logic control circuit 18 is by the first logic input terminal mouth 13 receive logic control signals, according to the logic control signal received, controls the whether conducting of the first voltage stabilizing chip 16; The second logic control circuit 19 is by the second logic input terminal mouth 14 receive logic control signals, according to the logic control signal received, controls the whether conducting of the second voltage stabilizing chip 17; When the first voltage stabilizing chip 16 or the second voltage stabilizing chip 17 conducting, output voltage is to voltage output end 15.
Preferably, as shown in Figure 2, the first logic control circuit 18 comprises: the first resistance 181, the second resistance 182, the 3rd resistance 183 and the first triode 184.
The first resistance 181 1 ends are connected with the first voltage input end mouth 11, and first resistance 181 other ends are connected with the five-port of the first logic control circuit 18; The second resistance 182 1 ends are connected with the first logic input terminal mouth 13, and second resistance 182 other ends are connected with the base stage of the first triode 184; One end of the 3rd resistance 183 is connected with second voltage input end 12, and the 3rd resistance 183 other ends are connected with the first logic input terminal mouth 13; The collector of the first triode 184 is connected with the five-port of the first logic control circuit 18, the grounded emitter of the first triode 184.
Preferably, as shown in Figure 3, the second logic control circuit 19 comprises: the 4th resistance 191, the 5th resistance 192, the 6th resistance 193 and the second triode 194.
The 4th resistance 191 1 ends are connected with the first voltage input end mouth 11, and the 4th resistance 191 other ends are connected with the five-port of the second logic control circuit 19; The 5th resistance 192 1 ends are connected with the second logic input terminal mouth 14, and the 5th resistance 192 other ends are connected with the base stage of the second triode 194; One end of the 3rd resistance 193 is connected with second voltage input end 12, and the 3rd resistance 193 other ends are connected with the second logic input terminal mouth 14; The collector of the second triode 194 is connected with the five-port of the second logic control circuit 19, the grounded emitter of the second triode 194.
Below the specific works principle of the output voltage controlling circuit of the embodiment of the present invention is described.
Under the different operating state, system is different to the demand of voltage.System can be operated in two kinds of voltage modes, and 3.3V and 5V, when needs are processed mass data, are used 5V voltage, when calculated amount is little, or, in holding state lower time, uses 3.3V voltage.
It is 0 or 1 that logic control signal is set, and controls respectively one of them conducting in 2 voltage stabilizing chips, and the voltage of corresponding amplitude is provided.
In the present embodiment, the first voltage input end mouth 11 input voltages are 5V, and second voltage input port 12 input voltages are 3.3V.
As shown in table 1 below, when the first logic input terminal mouth 13 receive logic control signals are that the logic control signal that 0, the second logic input terminal mouth 14 receives is 1.Being equivalent to provides a low level in the base stage of the first triode 184, the first triode 184 is opened, collector, the emitter current of the first triode 184 are 0, are equivalent to the off-state of switch between collector and emitter, and the first triode 184 works in cut-off region; Base stage at the second triode 194 provides a high level, the second triode 194 closures, and the collector and emitter of the second triode 194 has electric current, is equivalent to the conducting state of switch between collector and emitter, and the second triode 194 works in saturation region.
Because the first triode 184 works in cut-off region, at the second port P62 of the first voltage stabilizing chip 16, by the first resistance 181, obtain a high level, make the first voltage stabilizing chip 16 conductings; And the second triode 194 works in saturation region, due to the shunting of triode, the second port P72 made at the second voltage stabilizing chip 17 obtains a low level, and the second voltage stabilizing chip 17 is closed., therefore, the voltage of exporting at Voltage-output port 15 is 5V.
In like manner, when the first logic input terminal mouth 13 receive logic control signals are that the logic control signal that 1, the second logic input terminal mouth 14 receives is 0 o'clock, being equivalent to provides a high level in the base stage of the first triode 184, the first triode 184 closures; Base stage at the second triode 194 provides a low level, and the second triode 194 is opened.Make the first voltage stabilizing chip 16 close, the second voltage stabilizing chip 17 conductings, the voltage of exporting at Voltage-output port 15 is 3.3V.
Table 1
| The first logic input terminal mouth | The second logic input terminal mouth | Voltage output end |
| 0 | 1 | 5V |
| 1 | 0 | 3.3V |
Whether the output voltage controlling circuit of the embodiment of the present invention, work by two voltage stabilizing chips in the input logic signal control circuit, take under different situations as system different output voltages is provided.Realization is in the normal operation of assurance system, for system is saved electric quantity of power supply.And circuit structure is simple, realize easily can controlling comparatively exactly the conversion of output voltage.
Obviously, those skilled in the art can carry out various changes and modification and not break away from the spirit and scope of the present invention the present invention.Like this, if within of the present invention these are revised and modification belongs to the scope of the claims in the present invention and equivalent technologies thereof, the present invention also is intended to comprise these changes and modification interior.
Claims (3)
1. an output voltage controlling circuit, it is characterized in that, comprising: the first voltage input end mouth (11), second voltage input port (12), the first logic input terminal mouth (13), the second logic input terminal mouth (14) and Voltage-output port (15), the first voltage stabilizing chip (16), the second voltage stabilizing chip (17), the first logic control circuit (18) and the second logic control circuit (19);
The first port of described the first voltage stabilizing chip (16) is connected with described the first voltage input end mouth (11), and the second port of described the first voltage stabilizing chip (16) is connected with the five-port of the first logic control circuit (18); The 3rd port of described the first voltage stabilizing chip (16) is connected with described Voltage-output port (15);
The first port of described the second voltage stabilizing chip (17) is connected with described second voltage input port (12), and the second port of described the second voltage stabilizing chip (17) is connected with the five-port of described the second logic control circuit (19); The 3rd port of described the second voltage stabilizing chip (17) is connected with described Voltage-output port (15);
The first port of described the first logic control circuit (18) is connected with described the first voltage input end mouth (11), the second port of described the first logic control circuit (18) is connected with described second voltage input port (12), the 3rd port of described the first logic control circuit (18) is connected with described the first logic input terminal mouth (13), the 4th port ground connection of described the first logic control circuit (18);
The first port of described the second logic control circuit (19) is connected with the first voltage input end mouth (11), the second port of described the second logic control circuit (19) is connected with described second voltage input port (12), the 3rd port of described the second logic control circuit (19) is connected with described the second logic input terminal mouth (14), the 4th port ground connection of described the second logic control circuit (19);
Wherein, described the first logic control circuit (18) is by the first logic input terminal mouth (13) receive logic control signal, according to the logic control signal received, controls the whether conducting of described the first voltage stabilizing chip (16); Described the second logic control circuit (19) is by the second logic input terminal mouth (14) receive logic control signal, according to the logic control signal received, controls the whether conducting of described the second voltage stabilizing chip (17); When described the first voltage stabilizing chip (16) or described the second voltage stabilizing chip (17) conducting, output voltage is to described voltage output end (15).
2. circuit according to claim 1, is characterized in that, described the first logic control circuit (18) comprising: the first resistance (181), the second resistance (182), the 3rd resistance (183) and the first triode (184);
Described the first resistance (181) one ends are connected with described the first voltage input end mouth (11), and described the first resistance (181) other end is connected with the five-port of described the first logic control circuit (18); Described the second resistance (182) one ends are connected with described the first logic input terminal mouth (13), and described the second resistance (182) other end is connected with the base stage of described the first triode (184); One end of described the 3rd resistance (183) is connected with described second voltage input end (12), and described the 3rd resistance (183) other end is connected with described the first logic input terminal mouth (13); The collector of described the first triode (184) is connected with the five-port of described the first logic control circuit (18), the grounded emitter of described the first triode (184).
3. circuit according to claim 1, is characterized in that, described the second logic control circuit (19) comprising: the 4th resistance (191), the 5th resistance (192), the 6th resistance (193) and the second triode (194);
Described the 4th resistance (191) one ends are connected with described the first voltage input end mouth (11), and described the 4th resistance (191) other end is connected with the five-port of described the second logic control circuit (19); Described the 5th resistance (192) one ends are connected with described the second logic input terminal mouth (14), and described the 5th resistance (192) other end is connected with the base stage of described the second triode (194); One end of described the 3rd resistance (193) is connected with described second voltage input end (12), and described the 3rd resistance (193) other end is connected with described the second logic input terminal mouth (14); The collector of described the second triode (194) is connected with the five-port of described the second logic control circuit (19), the grounded emitter of described the second triode (194).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310404558.1A CN103488221B (en) | 2013-09-06 | 2013-09-06 | Output voltage control circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310404558.1A CN103488221B (en) | 2013-09-06 | 2013-09-06 | Output voltage control circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103488221A true CN103488221A (en) | 2014-01-01 |
| CN103488221B CN103488221B (en) | 2015-05-13 |
Family
ID=49828527
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310404558.1A Expired - Fee Related CN103488221B (en) | 2013-09-06 | 2013-09-06 | Output voltage control circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103488221B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001050213A1 (en) * | 1999-12-30 | 2001-07-12 | Volterra Semiconductor Corporation | Switching regulator with multiple power transistor driving voltages |
| CN101064473A (en) * | 2006-04-26 | 2007-10-31 | 三美电机株式会社 | Gleichstrom/gleichstrom-wandler vom typ mit multiausgang |
| CN102591391A (en) * | 2011-01-10 | 2012-07-18 | 英飞凌科技股份有限公司 | Voltage regulator |
| CN102957886A (en) * | 2012-11-13 | 2013-03-06 | 广东长虹电子有限公司 | System and method for controlling television set backlight |
| CN103218003A (en) * | 2013-04-26 | 2013-07-24 | 无锡中星微电子有限公司 | Low-dropout voltage stabilizer with multiple power sources input |
| CN203444379U (en) * | 2013-09-06 | 2014-02-19 | 天脉聚源(北京)传媒科技有限公司 | Output voltage control circuit |
-
2013
- 2013-09-06 CN CN201310404558.1A patent/CN103488221B/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2001050213A1 (en) * | 1999-12-30 | 2001-07-12 | Volterra Semiconductor Corporation | Switching regulator with multiple power transistor driving voltages |
| CN101064473A (en) * | 2006-04-26 | 2007-10-31 | 三美电机株式会社 | Gleichstrom/gleichstrom-wandler vom typ mit multiausgang |
| CN102591391A (en) * | 2011-01-10 | 2012-07-18 | 英飞凌科技股份有限公司 | Voltage regulator |
| CN102957886A (en) * | 2012-11-13 | 2013-03-06 | 广东长虹电子有限公司 | System and method for controlling television set backlight |
| CN103218003A (en) * | 2013-04-26 | 2013-07-24 | 无锡中星微电子有限公司 | Low-dropout voltage stabilizer with multiple power sources input |
| CN203444379U (en) * | 2013-09-06 | 2014-02-19 | 天脉聚源(北京)传媒科技有限公司 | Output voltage control circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103488221B (en) | 2015-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102709883B (en) | Under-voltage protection circuit of switch power source | |
| CN103336235A (en) | IGBT condition detection circuit | |
| CN203658888U (en) | USB power supply compensating circuit and portable electronic equipment | |
| CN105718012A (en) | Method and circuit for automatically switching Vbus voltage in master/slave mode of OTG device | |
| CN103699175A (en) | Mainboard | |
| CN203278623U (en) | Gate driver for switched mode power supply or LED driving chip | |
| CN103488226B (en) | Output voltage control circuit | |
| CN203444379U (en) | Output voltage control circuit | |
| CN202652065U (en) | Delayed supply circuit of high voltage and low voltage power supplies | |
| CN103488221B (en) | Output voltage control circuit | |
| CN203337775U (en) | An IGBT status detecting circuit | |
| CN203444376U (en) | Output voltage control circuit | |
| CN203658444U (en) | Voltage detection circuit and Bluetooth device | |
| CN207490898U (en) | The logic level transition device and amplifying circuit of dual power supply amplifier | |
| CN203444380U (en) | Output voltage control circuit | |
| CN102841669A (en) | Central processor frequency adjustment circuit | |
| CN103488228B (en) | Output voltage control circuit | |
| CN203444386U (en) | Output voltage control circuit | |
| CN103488222B (en) | Output voltage control circuit | |
| CN103488223B (en) | A kind of output voltage controlling circuit | |
| CN202616756U (en) | Undervoltage protecting circuit of switching power supply | |
| CN103809496B (en) | The energy-saving control circuit of embedded system | |
| CN102902336A (en) | Mainboard and power supply connecting module and electronic equipment thereof | |
| CN203444385U (en) | Output voltage control circuit | |
| CN201349203Y (en) | Power supply and discharge circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: A kind of output voltage controlling circuit Effective date of registration: 20170401 Granted publication date: 20150513 Pledgee: Silicon Valley Bank Co.,Ltd. Pledgor: TVMINING (BEIJING) MEDIA TECHNOLOGY Co.,Ltd. Registration number: 2017310000019 |
|
| PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150513 Termination date: 20210906 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |