CN102880426B - Method for system virtual machine to reduce TLB refreshing and system virtual machine - Google Patents
Method for system virtual machine to reduce TLB refreshing and system virtual machine Download PDFInfo
- Publication number
- CN102880426B CN102880426B CN201210271761.1A CN201210271761A CN102880426B CN 102880426 B CN102880426 B CN 102880426B CN 201210271761 A CN201210271761 A CN 201210271761A CN 102880426 B CN102880426 B CN 102880426B
- Authority
- CN
- China
- Prior art keywords
- virtual machine
- host
- tlb
- switched
- asid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The invention relates to a method for a system virtual machine to reduce TLB refreshing and a system virtual machine. Address space descriptor ASID in an operating system of a host and a virtual machine adopts at least one bit zone, so as to display whether the ASID belongs to the host or the virtual machine; when one operating system in the host and the virtual machine is switched to another operating system in the host and the virtual machine, during the process of another operating system, the process finds out the related TLB table body through the ASID in the TLB table body. The TLB is not required to be refreshed when switching the virtual machine to the host. Therefore, the method needs not the hardware VPID support, reduces the refreshing times, and does not limit the virtual machine number, as a result, the method is highly effective, universal and expandable.
Description
Technical field
The present invention relates to system virtualization field, particularly relate to the method and system virtual machine that a kind of system virtual machine reduces TLB refreshing.
Background technology
Main flow CPU memory access needs through translation lookaside buffer (Translation LookasideBuffer, TLB), because the address space that virtual machine and host use is identical, therefore, address must be distinguished be positioned on virtual machine or be positioned on host on TLB, address space descriptor (Address Space Identifier is introduced in TLB, ASID) different processes is distinguished, different processes uses different No. ASID, and therefore the virtual address of different process can be present in TLB to the item that physical address is corresponding jointly.But in virtual machine and host because its respective process can have identical No. ASID, if be therefore present in TLB simultaneously, can cause confusion.
Typical processing mode is divided into two kinds of situations: one is the every middle increase virtual processor number (Virtual Processor IDs, VPID) at TLB table; If two is when not having VPID to support, refresh whole TLB when host and virtual machine switch.
For first method, require that CPU must have the hardware supported of VPID, therefore poor universality, in addition, the figure place of VPID determines the virtual machine number of system support, and the unrestricted virtual machine that increases may cause problem; And second method, do not have hardware to assist the framework of virtual design as MIPS, Alpha etc. for some, CPU does not have the support of VPID, and being therefore switched to host from virtual machine and being switched to virtual machine from host all needs to refresh TLB.Such virtual machine is absorbed in a host needs refreshing twice TLB, but the number of times that virtual machine is trapped in host in operational process is a lot, therefore refreshes TLB very large on the impact of host performance.
Can see from description above, existing technology cannot process efficiently does not have hardware to assist the chaotic problem in address on the TLB of the CPU of virtual design.Therefore, Intel Virtualization Technology is expanded not having hardware to assist on the framework of virtual design to need a kind of more efficient mode to promote.
Summary of the invention
In order to solve the problem, the invention provides the method and system virtual machine that a kind of system virtual machine reduces TLB refreshing.
According to first aspect, embodiments provide a kind of method that system virtual machine reduces TLB refreshing, described system virtual machine comprises virtual machine and host, and described method comprises and is switched to from another operating system host and virtual machine from the operating system of host and virtual machine; During another operating system executive process described, this process is by the mark of the ASID in tlb entry, find out the tlb entry relevant with another operating system described, wherein ASID adopts at least one zone bit with same position, for representing that tlb entry belongs to host or virtual machine.
According on the other hand, embodiments provide a kind of system virtual machine.This system virtual machine comprises host and virtual machine, address space descriptor ASID in host and VME operating system adopts at least one zone bit with same position, for representing that tlb entry belongs to host or virtual machine, characterize the mutual of host and virtual machine thus; Wherein, when being switched to from another operating system host and virtual machine from the operating system of host and virtual machine, during another operating system executive process described, this process, by the mark of the ASID in tlb entry, finds out the tlb entry relevant with another operating system described.
A kind of system virtual machine provided by the invention reduces the method and system virtual machine that TLB refreshes, and its advantage is:
(1) by adopting at least one zone bit with same position to distinguish host and virtual machine in ASID, only need a TLB at the most to refresh when virtual machine and host are switched, decrease at least half loss than twice refreshing of prior art.
(2) in ASID, adopt at least one zone bit with same position to distinguish host and virtual machine, and do not need hardware VPID to support, therefore the present invention has application widely.
(3) by adopting at least one zone bit with same position to distinguish host and virtual machine at ASID, not distinguishing different virtual machines, therefore, not limiting the number of virtual machine, favorable expandability.
Accompanying drawing explanation
Fig. 1 is the schematic diagram that a certain fixed bit of embodiment of the present invention ASID distinguishes host and virtual machine
Fig. 2 is the process flow diagram that embodiment of the present invention system virtual machine reduces TLB method for refreshing;
Fig. 3 is the method to set up process flow diagram of embodiment of the present invention host and virtual machine;
Fig. 4 is the interaction figure of the embodiment of the present invention based on virtual machine and host in the system virtual machine of MIPS framework.
Embodiment
For making advantages and features of the invention clearly understand, the present invention is described in detail for the embodiment that develops simultaneously with reference to the accompanying drawings.
Virtual memory is the mode of current main-stream operating system process internal memory, and different process can access identical virtual address, therefore caused in order to avoid switching between different process, introduces address space descriptor ASID and distinguish different processes in TLB.Different processes uses different No. ASID, and therefore the virtual address of different process can be present in TLB to the item that physical address is corresponding jointly.But, in virtual machine and host because its respective process can have identical No. ASID, therefore, if be present in TLB simultaneously, can cause confusion.
In view of the foregoing, the embodiment of the present invention reduces TLB refreshing by least one position in multiplexing ASID.In the embodiment of the present invention, the ASID in host and VME operating system adopts at least one zone bit with same position, for representing that tlb entry belongs to host or virtual machine.Be switched to host from virtual machine not need to refresh TLB, because perform the program of host can find out host in TLB list item by ASID zone bit, and virtual machine can not be used stay list item in TLB.When being switched to virtual machine from host, because different virtual machine is not directly distinguished, if there is the tlb entry that other virtual machines are left in tlb entry, address can be caused chaotic, therefore need to judge when host returns virtual machine, if the virtual machine that the virtual machine switched runs before not being, due to the chaotic problem in address may be produced, then need to refresh TLB.If the virtual machine that the virtual machine switched runs before being, then the address that can not produce between different virtual machine is chaotic, does not need to refresh.Therefore, refreshing frequency is decreased.
In existing most systems virtual machine, because in TLB, ASID figure place is little, general at about 8, if therefrom extract part simulation VPID function out can cause the larger performance loss of host on the contrary, such as, if from 8 bit extraction 4 simulation VPID, only support 16 virtual machines and when host process is more than 16, owing to only remaining 4 for ASID, refreshing TLB during process switching can be very frequent, therefore this multiplex mode or the VPID of support is few, or host performance can be caused to have very large loss.Therefore, a certain position of the multiplexing ASID of the embodiment of the present invention, a certain position, centre of such as ASID, for distinguishing host and virtual machine, does not distinguish the address between virtual machine.
It should be noted that, those skilled in the art can adopt multidigit in ASID as zone bit according to actual conditions and needing.But host should be identical with the position that virtual machine uses, and the information that zone bit is inserted should be different.
Fig. 1 is the schematic diagram that a certain fixed bit of embodiment of the present invention ASID distinguishes host and virtual machine.As shown in Figure 1, the fixing ASID position that uses is 0 represent main frame, is 1 to represent virtual machine; Otherwise also can fix and use ASID position to be 1 represent host, be 0 represent virtual machine.Owing to having distinguished the address of host and virtual machine, being therefore withdrawn into host from virtual machine has not needed to refresh TLB, can not use virtual machine stay list item in TLB because perform the program of host.Because different virtual machine is not directly distinguished, therefore TLB will be refreshed from host to virtual machine, because be difficult to the tlb entry ensureing not have other virtual machines to leave in tlb entry.This shows, this approach reduces half and refresh, do not need extra ASID position to distinguish the address between virtual machine because of it simultaneously, therefore can not limit the number of virtual machine.
Fig. 2 is the process flow diagram that embodiment of the present invention system virtual machine reduces TLB method for refreshing.As shown in Figure 2, the present embodiment comprises the following steps:
Step 101, the operating system of amendment host and virtual machine, makes fewer than physics ASID one of the ASID figure place used.
It should be noted that, the step of above-mentioned retouching operation system is initialization step, for Exactly-once whole system virtual machine.
Step 102, when running on host state, process address and host mark write in TLB, in host operational process by host, when again performing identical process, host directly from TLB by physical address that the described process in ASID tag lookup host is corresponding.
Step 103, is switched to virtual machine from host, owing to being first time be switched to virtual machine from host, only has the list item of host in TLB, without any the list item of virtual machine, does not therefore need to refresh TLB.
Step 104, after being switched to virtual machine from host, process address and virtual machine mark write in TLB, in virtual machine operational process by virtual machine, when again performing identical process, virtual machine directly from TLB by physical address that the described process in ASID tag lookup virtual machine is corresponding.
Above step 102 to step 104 be when running on host and virtual machine for the first time and be switched to virtual machine from host for the first time system to the operating process of TLB.Be the circulation reciprocal process of host and virtual machine below:
Step 105, is switched to host from virtual machine.
Step 106, after being switched to host from virtual machine, in host operational process, physical address corresponding to process that host runs can be searched from TLB by ASID mark, therefore, do not need to refresh TLB, if do not comprise described process in TLB, then process address and host mark add in TLB by host.
Step 107, when being switched to virtual machine from host, judged by monitor of virtual machine in host the virtual machine that will be switched to before the virtual machine that runs whether identical, judge whether to need to refresh TLB with this.
Step 108, if the virtual machine be switched to from host is identical with the virtual machine run before, is then directly switched to virtual machine from host and does not need to refresh TLB.In virtual machine operational process, directly from TLB by the physical address that the process in ASID tag lookup virtual machine is corresponding, if do not comprise described process in TLB, then virtual machine process address and host mark are added in TLB.
In one example in which, when being switched to virtual machine from host, directly can refreshing TLB, and not judge that whether the virtual machine be switched to from host is identical with the virtual machine run before.
In another example, if the virtual machine be switched to from host is identical with the virtual machine run before, in the course of the work, obtaining information from TLB conveniently, the copy Shadow TLB of TLB when virtual machine performs can be built in host, and then directly from Shadow TLB, read relevant information, when being switched to virtual machine from host, Shadow TLB copies in TLB by host, makes TLB get back to state before virtual machine is switched to host.
Step 109, if the virtual machine be switched to from host is different from the virtual machine run before, then needs first to refresh TLB, then is switched to virtual machine.When virtual machine runs, by process address and virtual machine mark write TLB, in virtual machine operational process, when again performing identical process, virtual machine directly from TLB by physical address that the described process in ASID tag lookup virtual machine is corresponding.
When being again switched to host from virtual machine, repeat step 105.Above-mentioned is the processes moved in circles from step 105 to step 108 or from step 105 to 109.
As can be seen from said method, host and virtual machine mutual time, do not need to refresh TLB when virtual machine is switched to host, when being switched to virtual machine from host, can judge whether to need to refresh TLB by monitor of virtual machine, or do not make a decision, directly refresh TLB, and in the prior art, be switched to virtual machine from host and all need to refresh TLB when virtual machine is switched to host, therefore, the method that the embodiment of the present invention provides decreases compared to twice refreshing of prior art and refreshes at least one times, can Loss reducing.
Fig. 3 is the method to set up process flow diagram of embodiment of the present invention host and virtual machine.Do concrete elaboration below in conjunction with the operating system setting of Fig. 3 to host and virtual machine, as shown in Figure 3, comprise host setting procedure and virtual machine setting procedure:
Host setting procedure:
Step 201, amendment host operating system makes fewer than physics ASID one of the figure place of the ASID used.In general ASID is 8, support that 256 processes are positioned at TLB and do not need to refresh simultaneously, and namely few one supported that 128 processes are arranged in TLB simultaneously, there is process simultaneously and be substantially less than 100 in general host, so a multiplexing ASID is to host, performance impact is little originally.
Step 202, host process, when being write in TLB address, increases by 0 or 1 between a certain fixed bit distributing to the ASID of process in host operating system, such as, increase by 0 or 1 in the ASID most significant digit of process, then writes in TLB.It should be noted that fixed bit can select arbitrarily any one of ASID territory in tlb entry, but identical with the position that virtual machine uses.In addition, select 0 or 1 needs contrary with virtual machine.
Virtual machine setting procedure:
Step 301, amendment VME operating system makes fewer than physics ASID one of the figure place of the ASID used.In general ASID is 8, support that 256 processes are positioned at TLB and do not need to refresh simultaneously, and namely few one supported that 128 processes are arranged in TLB simultaneously, there is process simultaneously and be substantially less than 100 in general virtual machine, so a multiplexing ASID is to virtual machine, performance impact is little originally.
Step 302, virtual machine process, when being write in TLB address, increases by 0 or 1 between a certain fixed bit distributing to the ASID of process in VME operating system, such as, increase by 0 or 1 in the ASID most significant digit of process, then writes in TLB.It should be noted that fixed bit can select arbitrarily any one of ASID territory in tlb entry, but identical with the position that host uses.In addition, select 0 or 1 needs contrary with host.
The embodiment of the present invention additionally provides a kind of system virtual machine, and this system virtual machine comprises host and virtual machine, and the system virtual machine that this system virtual machine implants the embodiment of the present invention to be provided reduces the method for TLB refreshing and the method to set up of host and virtual machine.In the system virtual machine that the embodiment of the present invention provides, first need to make an amendment the operating system of host and virtual machine, make the figure place at least one position fewer than physics ASID of the ASID used, after amendment, when running on host machine system or dummy machine system, the ASID mark of process address and corresponding operating system splices by operating system.Host in the system virtual machine provided the embodiment of the present invention below in conjunction with accompanying drawing and the reciprocal process of virtual machine do concrete elaboration:
Fig. 4 is the interaction figure of embodiment of the present invention virtual machine and host.As shown in Figure 4, when virtual machine meet with abnormal be switched to host time because the address of host and virtual machine of the mark position to distinguish in ASID, so perform host program would not have the chaotic problem in address, therefore do not need to refresh TLB.When process abnormal complete be switched to virtual machine from host time, can first judge that whether the virtual machine that will be switched to identical with the virtual machine be switched to last time by monitor of virtual machine, time identical, not refresh TLB, during difference, then refresh TLB.Therefore, decrease at least half compared to twice refreshing of the prior art to refresh.
In one example in which, when being switched to virtual machine from host, directly can refreshing TLB, and not judge that whether the virtual machine be switched to from host is identical with the virtual machine run before.
In another example, if the virtual machine be switched to from host is identical with the virtual machine be switched to last time, in the course of the work, obtaining information from TLB conveniently, the copy Shadow TLB of TLB when virtual machine performs can be built in host, and then directly from Shadow TLB, read relevant information and do not need to read from TLB.When being switched to virtual machine from host, Shadow TLB copies in TLB by host, makes TLB get back to state before virtual machine is switched to host.
Obviously, under the prerequisite not departing from true spirit of the present invention and scope, the present invention described here can have many changes.Therefore, all changes that it will be apparent to those skilled in the art that, all should be included within scope that these claims contain.The present invention's scope required for protection is only limited by described claims.
Claims (14)
1. the method for system virtual machine minimizing TLB refreshing, it is characterized in that, described system virtual machine comprises virtual machine and host, and described method comprises and is switched to from another operating system host and virtual machine from the operating system of host and virtual machine; During another operating system executive process described, this process is by the mark of the address space descriptor ASID in translation lookaside buffer tlb entry, find out the tlb entry relevant with another operating system described, wherein ASID adopts at least one zone bit with same position, for representing that tlb entry belongs to host or virtual machine.
2. the method for claim 1, is characterized in that, described method comprises host by the process of host and host mark write TLB.
3. the method for claim 1, is characterized in that, described being switched to from the operating system of host and virtual machine to refer to from host from another operating system host and virtual machine and be switched to virtual machine; Another operating system described is by the mark of the ASID in tlb entry, and the step finding out the tlb entry relevant with another operating system described comprises virtual machine by the process of virtual machine and virtual machine mark write TLB.
4. the method for claim 1, when it is characterized in that being switched to host from virtual machine, this host does not refresh TLB.
5. the method for claim 1, it is characterized in that the described mark by the ASID in tlb entry, the step finding out the tlb entry of being correlated with another operating system described comprises this host when being switched to the virtual machine not identical with the virtual machine run before from host and refreshes TLB.
6. the method for claim 1, it is characterized in that the described mark by the ASID in tlb entry, the step finding out the tlb entry of being correlated with another operating system described comprises this host when being switched to the virtual machine identical with the virtual machine run before from host and does not refresh TLB.
7. method as claimed in claim 6, is characterized in that, described method is included in before described virtual machine is withdrawn into host, builds the copy ShadowTLB of TLB when virtual machine performs in host; Described be switched to the virtual machine identical with the virtual machine run before from host time, by the mark of the ASID in tlb entry, the step finding out the tlb entry relevant with another operating system described comprises host and is copied in TLB by Shadow TLB.
8. a system virtual machine, comprises host and at least one virtual machine, it is characterized in that,
Described host, during for being switched to host from virtual machine, described host executive process, this process, by the mark of the ASID in tlb entry, finds out the tlb entry relevant with described fictitious host computer;
Described fictitious host computer, during for being switched to virtual machine from host, described fictitious host computer executive process, this process, by the mark of the ASID in tlb entry, finds out the tlb entry relevant with described host;
Wherein, the ASID in described host and VME operating system adopts at least one zone bit with same position, for representing that tlb entry belongs to host or virtual machine, characterizes the mutual of host and virtual machine thus.
9. system virtual machine as claimed in claim 8, is characterized in that, described host, for the process of host and host mark are write TLB.
10. system virtual machine as claimed in claim 8, is characterized in that, described virtual machine, for the process of virtual machine and virtual machine mark are write TLB; Wherein, be switched to from the operating system of host and virtual machine and refer to from host from another operating system host and virtual machine and be switched to virtual machine.
11. system virtual machines as claimed in claim 8, is characterized in that, described host, for not refreshing TLB when virtual machine is switched to host.
12. system virtual machines as claimed in claim 8, is characterized in that, described host, refresh TLB during for being switched to the virtual machine not identical with the virtual machine run before from host.
13. system virtual machines as claimed in claim 8, is characterized in that, described host, do not refresh TLB during for being switched to the virtual machine identical with the virtual machine run before from host.
14. system virtual machines as claimed in claim 13, is characterized in that, described host, before being withdrawn into host at described virtual machine, build the copy ShadowTLB of TLB when virtual machine performs; Described be switched to the virtual machine identical with the virtual machine run before from host time, Shadow TLB is copied in TLB.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210271761.1A CN102880426B (en) | 2012-08-01 | 2012-08-01 | Method for system virtual machine to reduce TLB refreshing and system virtual machine |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210271761.1A CN102880426B (en) | 2012-08-01 | 2012-08-01 | Method for system virtual machine to reduce TLB refreshing and system virtual machine |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102880426A CN102880426A (en) | 2013-01-16 |
| CN102880426B true CN102880426B (en) | 2015-05-27 |
Family
ID=47481774
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210271761.1A Active CN102880426B (en) | 2012-08-01 | 2012-08-01 | Method for system virtual machine to reduce TLB refreshing and system virtual machine |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102880426B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104239237B (en) * | 2013-06-20 | 2017-07-14 | 华为技术有限公司 | A kind of TLB management methods and device |
| CN104077176B (en) * | 2014-06-25 | 2017-05-03 | 龙芯中科技术有限公司 | Method and device for increasing virtual processor identifiers |
| CN108710584B (en) * | 2018-05-22 | 2021-08-31 | 郑州云海信息技术有限公司 | Method for improving TLB refreshing efficiency |
| CN110196757B (en) * | 2019-05-31 | 2021-08-03 | 龙芯中科技术股份有限公司 | TLB filling method and device of virtual machine and storage medium |
| CN114595164B (en) * | 2022-05-09 | 2022-08-16 | 支付宝(杭州)信息技术有限公司 | Method and apparatus for managing TLB cache in virtualized platform |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5835963A (en) * | 1994-09-09 | 1998-11-10 | Hitachi, Ltd. | Processor with an addressable address translation buffer operative in associative and non-associative modes |
| CN101421706A (en) * | 2006-04-19 | 2009-04-29 | 高通股份有限公司 | Virtually-tagged instruction cache with physically-tagged behavior |
| CN102405460A (en) * | 2009-02-11 | 2012-04-04 | 艾梵尼达有限公司 | Virtualized storage system and method of operating it |
-
2012
- 2012-08-01 CN CN201210271761.1A patent/CN102880426B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5835963A (en) * | 1994-09-09 | 1998-11-10 | Hitachi, Ltd. | Processor with an addressable address translation buffer operative in associative and non-associative modes |
| CN101421706A (en) * | 2006-04-19 | 2009-04-29 | 高通股份有限公司 | Virtually-tagged instruction cache with physically-tagged behavior |
| CN102405460A (en) * | 2009-02-11 | 2012-04-04 | 艾梵尼达有限公司 | Virtualized storage system and method of operating it |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102880426A (en) | 2013-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102880426B (en) | Method for system virtual machine to reduce TLB refreshing and system virtual machine | |
| CN104572313B (en) | Communication means and device between a kind of process | |
| US7509475B2 (en) | Virtual machine control method and virtual machine system having host page table address register | |
| US9785571B2 (en) | Methods and systems for memory de-duplication | |
| CN107003899B (en) | Interrupt response method, device and base station | |
| US10877793B2 (en) | Extending the base address register by modifying the number of read-only bits associated with a device to be presented to a guest operating system | |
| TWI457759B (en) | Method and apparatus for handling page faults and non-transitory computer readable medium | |
| US20150363326A1 (en) | Identification of low-activity large memory pages | |
| US7734892B1 (en) | Memory protection and address translation hardware support for virtual machines | |
| US8019946B2 (en) | Method and system for securing instruction caches using cache line locking | |
| CN107250997B (en) | Selective translation lookaside register search and page fault | |
| CN104636203A (en) | Method and apparatus to represent a processor context with fewer bits | |
| TW201346753A (en) | Sharing TLB mappings between contexts | |
| CN102982087A (en) | Method and device and data bank system for detecting data bank uniformity | |
| CN104239237A (en) | TLB (translation lookaside buffer) management method and device | |
| CN103279712A (en) | Method for enhancing system safety, checking device and safety system | |
| WO2012177982A1 (en) | Apparatus and method for accelerated hardware page table walk | |
| WO2014044152A1 (en) | Method and apparatus for encryption | |
| KR20120088370A (en) | Apparatus and Method for Protecting Memory in a Multi Processor System | |
| EP3274896B1 (en) | Configuration of a memory controller for copy-on-write with a resource controller | |
| US20180157605A1 (en) | Configuration of a memory controller for copy-on-write | |
| CN101620573A (en) | Virtualization method of memory management unit of X86 system structure | |
| CN112925606A (en) | Memory management method, device and equipment | |
| GB2529394A (en) | Multiprocessor computer system | |
| CN104951244A (en) | Data access method and data access equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 100095 Building 2, Longxin Industrial Park, Zhongguancun environmental protection technology demonstration park, Haidian District, Beijing Patentee after: Loongson Zhongke Technology Co.,Ltd. Address before: 100190 No. 10 South Road, Zhongguancun Academy of Sciences, Haidian District, Beijing Patentee before: LOONGSON TECHNOLOGY Corp.,Ltd. |