CN102244502A - Automatic Q value adjustment amplitude limiting circuit - Google Patents
Automatic Q value adjustment amplitude limiting circuit Download PDFInfo
- Publication number
- CN102244502A CN102244502A CN2011101037550A CN201110103755A CN102244502A CN 102244502 A CN102244502 A CN 102244502A CN 2011101037550 A CN2011101037550 A CN 2011101037550A CN 201110103755 A CN201110103755 A CN 201110103755A CN 102244502 A CN102244502 A CN 102244502A
- Authority
- CN
- China
- Prior art keywords
- voltage
- antenna
- sampling
- vlm
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000005070 sampling Methods 0.000 claims abstract description 24
- 239000003990 capacitor Substances 0.000 claims abstract description 15
- 238000001514 detection method Methods 0.000 claims abstract description 13
- 238000007493 shaping process Methods 0.000 claims abstract description 7
- 238000001914 filtration Methods 0.000 claims description 11
- 230000001105 regulatory effect Effects 0.000 claims description 11
- 230000015572 biosynthetic process Effects 0.000 claims description 2
- 238000000034 method Methods 0.000 abstract description 8
- 239000004065 semiconductor Substances 0.000 abstract description 5
- 230000000694 effects Effects 0.000 abstract description 4
- 230000002349 favourable effect Effects 0.000 abstract 1
- 229910044991 metal oxide Inorganic materials 0.000 abstract 1
- 150000004706 metal oxides Chemical class 0.000 abstract 1
- 230000008859 change Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000001276 controlling effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000010248 power generation Methods 0.000 description 2
- 102100032533 ADP/ATP translocase 1 Human genes 0.000 description 1
- 102100026396 ADP/ATP translocase 2 Human genes 0.000 description 1
- 101000768061 Escherichia phage P1 Antirepressor protein 1 Proteins 0.000 description 1
- 101000796932 Homo sapiens ADP/ATP translocase 1 Proteins 0.000 description 1
- 101000718417 Homo sapiens ADP/ATP translocase 2 Proteins 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000004087 circulation Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000009885 systemic effect Effects 0.000 description 1
Images
Landscapes
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
Abstract
The invention discloses a low-cost, low-power consumption and high-performance automatic Q value adjustment amplitude limiting circuit, which comprises a rectification filter unit, a voltage detection unit and a drain unit, wherein the rectification filter circuit samples antenna voltage, and performs shaping processing to form sampled voltage VLM; the voltage detection unit compares the sampled voltage VLM with set internal reference voltage to obtain a drain control signal VC1; and the drain unit controls the current of a low-impedance path from an antenna to the ground according to the drain control signal VC1. The rectification filter unit of the circuit samples the voltage at the two ends of the antenna by utilizing a sampling diode and a sampling capacitor, the introduction of the sampling diode is favorable for reducing the influence of the amplitude limiting circuit on antenna resonance, and the adoption of the sampling capacitor greatly reduces pulse noises produced when the amplitude limiting circuit works; and a voltage division diode of the voltage detection unit adopts a diode connection method for P-channel metal oxide semiconductor (PMOS) transistors, and by the method, a territory area can be reduced and the influence of bulk effects on the circuit can be eliminated.
Description
Technical field
The present invention relates to a kind of Q value and regulate amplitude limiter circuit automatically, specifically, the low cost, low-power consumption and the high performance Q value that relate to a kind of RFID of being applicable to label chip are regulated the restriction of amplitude limiter circuit amplitude automatically.
Background technology
REID is with its remarkable advantage, and just through links such as production, life, trade and circulations, the particularly development of service trade now is for radio-frequency (RF) identification provides wide development platform.Radio-frequency recognition system is made up of label and reader, and the development of low cost, low-power consumption and high-performance label chip is just becoming one of universal bottleneck of promotion REID.
AFE (analog front end) is radio frequency identification label chip and extraneous air interface of communicating by letter, and it mainly finishes the transmission-receiving function with data of obtaining of energy.The power supply acquisition cuicuit comprises amplitude limiter circuit, rectification circuit, several parts of power generation circuit, be the module that whole intelligent RFID tag chip design is the most complicated, realization is the most difficult, power generation circuit is made up of several parts of analog voltage source, digital voltage source, a reference source and high-voltage power supply.Modulation-demodulation circuit is mainly finished the transmitting-receiving of data, and clock extracting circuit then is to produce and the synchronous clock sequence of reader, and reset circuit is then mainly finished the initialization of digital timing circuit.
The energy that electronic tag receives reader is subjected to the angle between operating distance and the reader antenna and the influence of other factors, induced voltage is very big sometimes, generally more than tens volts, during resonance even up to last hectovolt, need independent module and finish the amplitude limit function, breakdown to prevent the receiving MOS tube grid.Traditional amplitude limit measure is to realize with the resonant capacitance that reduces coupling coefficient or adjustment electronic tag by the operating distance of adjusting reader and electronic tag.The operating distance of adjusting reader and label is difficult to hold, and does not meet to use reality; Change the input capacitance of label, reduce induced voltage by changing resonance frequency, systemic effect reduces apart from meeting, and electric capacity can take bigger chip area in the design, does not meet low-cost designing requirement.The tradition amplitude limiter circuit is very big to antenna resonance influence, and since its conducting close frequently, so the very big periodic noise of generation and at the modulation circuit duration of work, amplitude limiter circuit can exert an influence to sideband modulated signal.
Summary of the invention
At above deficiency, the low cost, low-power consumption and the high performance Q value that the invention provides a kind of RFID of being applicable to label chip are regulated amplitude limiter circuit automatically, it comprises: be used to the aerial voltage of sampling, and the waveform of the aerial voltage that sampling is obtained carries out shaping and handles the rectification filtering unit that forms sampled voltage VLM; Be used to detect the sampled voltage VLM of shaping filter unit output, and the internal reference voltage of sampled voltage VLM and setting is compared the voltage detection unit that obtains earial drainage control signal VC1; Be used to obtain earial drainage control signal VC1, and according to the drain unit of earial drainage control signal VC1 control antenna end to end low impedance path, ground size of current.
Described rectification filtering unit comprises resistance R 1/R2, NMOS pipe N1/N2 and capacitor C 1, and resistance R 1/R2 connects antenna ends respectively, and to aerial voltage current-limiting protection, the NMOS of diode connection pipe N1 and N2 obtain sampled voltage VLM to filter capacitor C1 charging.
Described voltage detection unit comprises PMOS pipe P1 ~ P7, resistance R 3 ~ R5 and capacitor C 2/C3, PMOS pipe P1 ~ P5 adopts the diode connection to be connected in series, produce the reference voltage of 5|VTP|, wherein | VTP| is the threshold voltage of P1 ~ P5 pipe, and R4 is a current-limiting resistance, is connected between the drain electrode of sampled voltage VLM and P1 pipe, R5 is a sampling resistor, be connected between P5 source electrode and the ground, R3, C3 and C2 formation are with road all, P6 and P7 to be used for the assistant load modulation.
Described drain unit comprises NMOS pipe N3 and N4, and the drain electrode of N3 and N4 connects antenna end, the source ground of N3 and N4, and the grid of N3 and N4 meets control signal VC1.
Q value of the present invention is regulated amplitude limiter circuit utilization sampling diode automatically, sampling capacitor is sampled to the voltage of antenna ends, the introducing of sampling diode helps reducing the influence that amplitude limiter circuit causes antenna resonance, the impulsive noise that the employing of sampling capacitor has produced when then having reduced amplitude limiter circuit work greatly.In addition, amplitude limiter circuit is carried out dividing potential drop to the signal of the reflection antenna amplitude that sampling obtains, thereby the conducting degree of the signal controlling earial drainage metal-oxide-semiconductor after the dividing potential drop is finished the restriction of antenna end voltage amplitude.Also have, the dividing potential drop diode in the amplitude limiter circuit adopts the diode connection of PMOS pipe, and this method can reduce chip area, and eliminates the influence that bulk effect causes circuit.
Description of drawings
Fig. 1 is the schematic diagram of the function that Q value of the present invention is regulated amplitude limiter circuit automatically;
Fig. 2 is the circuit theory diagrams of rectification filtering unit of the present invention;
Fig. 3 is the circuit theory diagrams of drain unit of the present invention;
Fig. 4 is the circuit theory diagrams of voltage detection unit of the present invention.
Embodiment
Below in conjunction with accompanying drawing the present invention is further set forth.
The present invention adopts antenna Q value self-adapting regulation method, realize amplitude limit by the load of adjusting antenna end adaptively and then the method for adjusting antenna Q value, when the label antenna circuit generation parallel resonance of forming by inductance and electric capacity, its crest voltage is by the Q value decision of antenna, influence the dead resistance that inductance is arranged of this Q value and the load of the inductance, antenna Q value self adaptation is adjusted the amplitude limiter circuit structure and is realized by the voltage negative reponse system.
As shown in Figure 1, Q value of the present invention is regulated amplitude limiter circuit automatically and is comprised rectification filtering unit, voltage detection unit and drain unit, wherein, antenna ends ANT1 is connected with drain unit with rectification filtering unit with ANT2, rectification filtering unit is used to the aerial voltage of sampling, and the waveform of the aerial voltage that sampling is obtained carries out shaping and handles and form sampled voltage VLM; Voltage detection unit is used to detect the sampled voltage VLM of shaping filter unit output, and the internal reference voltage of sampled voltage VLM and setting is compared, and obtains earial drainage control signal VC1; Drain unit is used to obtain earial drainage control signal VC1, and holds the low impedance path size of current according to earial drainage control signal VC1 control antenna end to ground, thereby has realized the amplitude limit to aerial voltage.VM is the data-signal to be sent from chip-count character segment circuit, is used for adjusting the reference voltage of voltage detection unit inside.
Rectification filtering unit utilization sampling diode of the present invention, sampling capacitor are sampled to the voltage of antenna ends, the introducing of sampling diode helps reducing the influence that amplitude limiter circuit causes antenna resonance, the impulsive noise that the employing of sampling capacitor has produced when then having reduced amplitude limiter circuit work greatly; Voltage detection unit carries out dividing potential drop to the signal of the reflection antenna amplitude that sampling obtains, thereby the conducting degree of the signal controlling earial drainage metal-oxide-semiconductor after the dividing potential drop is finished the restriction of antenna end voltage amplitude, the dividing potential drop diode adopts the diode connection of PMOS pipe, and this method can reduce chip area and eliminate the influence that bulk effect causes circuit.Quiescent current when working in order to reduce entire circuit, the resistance of divider resistance should be bigger, because it is not high to the required precision of this resistance, so can adopt diffusion capacitance to reduce chip area, increased a high frequency channel and be used for label or reader fast moving are responded, the inverter of Yin Ruing also plays the auxiliary compensation to load-modulate simultaneously.
Below each circuit unit of the present invention is described in detail.
As shown in Figure 2, described rectification filtering unit comprises resistance R 1/R2, NMOS pipe N1/N2 and capacitor C 1.Wherein, resistance R 1 is connected antenna ends respectively with R2, and to aerial voltage current-limiting protection, the NMOS of diode connection pipe N1 and N2 obtain sampled voltage VLM to filter capacitor C1 charging.
As shown in Figure 3, described voltage detection unit comprises PMOS pipe P1 ~ P7, resistance R 3 ~ R5 and capacitor C 2/C3.Wherein, metal-oxide-semiconductor P1 ~ P5 adopts the diode connection to be connected in series, and produces 5|V
TP| reference voltage, wherein | V
TP| be the threshold voltage of P1 ~ P5MOS pipe, the breadth length ratio that changes pipe can change the size of reference voltage, R4 is a current-limiting resistance, be connected between the drain electrode of sampled voltage VLM and P1 pipe, R5 is a sampling resistor, be connected between P5 source electrode and the ground, when sampled voltage VLM is higher than reference voltage, the branch road conducting at P1 ~ P5 place, VC1 is a high level, the opening degree of the leak-off pipe of the voltage control drain unit that obtains by sampling resistor, realized amplitude limit effect to antenna, otherwise, if sampled voltage is littler than reference voltage, the leak-off pipe of drain unit is not opened, and amplitude limiter circuit is inoperative.R3, C3 and C2 constitute and are with road all, make rapid reflection for the sudden change of received signal, can strengthen the amplitude limit ability, and metal-oxide-semiconductor P6 and P7 are used for the assistant load modulation, and when chip received data and send data ' 0 ', VM was ' 1 ', and aerial voltage is restricted to V
TN+ 5|V
TP|, and when sending data ' 1 ', VM be ' 0 ', aerial voltage is restricted to V at this moment
TN+ 4|V
TP|, thereby making under the overpressure situation, label still can send data to reader, wherein V
TNBe the threshold voltage of the NMOS pipe of rectification filtering unit, VM is the data-signal to be sent from chip-count character segment circuit.
As shown in Figure 4, described drain unit comprises NMOS pipe N3 and N4, and wherein, the drain electrode of N3 and N4 connects antenna end, the source ground of N3 and N4, and the grid of N3 and N4 meets control signal VC1.When the antenna overtension, VC1 is a high level, and N3 and N4 conducting form the low impedance path of antenna end to the ground end, and antenna end makes the coupled voltages of antenna ends reduce by N3 and N4 leakage current, has reached the purpose of amplitude limit.
In sum, the present invention utilizes the self-adjusting method of antenna Q value, under the situation that does not change the label resonance frequency, regulate the Q value of resonant circuit by the increase of inductance equivalent load, and then the crest voltage of restriction antiresonant circuit, this circuit is with its significant regulating power, and low-power consumption, low-cost design thought are for label chip provides good amplitude limit ability.
The above only is a better embodiment of the present invention, the present invention is not limited to above-mentioned execution mode, in implementation process, may there be local small structural modification, if various changes of the present invention or modification are not broken away from the spirit and scope of the present invention, and belong within claim of the present invention and the equivalent technologies scope, then the present invention also is intended to comprise these changes and modification.
Claims (4)
1. a Q value is regulated amplitude limiter circuit automatically, it is characterized in that it comprises:
Be used to the aerial voltage of sampling, and the waveform of the aerial voltage that sampling is obtained carries out shaping and handles the rectification filtering unit that forms sampled voltage VLM;
Be used to detect the sampled voltage VLM of shaping filter unit output, and the internal reference voltage of sampled voltage VLM and setting is compared the voltage detection unit that obtains earial drainage control signal VC1;
Be used to obtain earial drainage control signal VC1, and according to the drain unit of earial drainage control signal VC1 control antenna end to end low impedance path, ground size of current.
2. Q value according to claim 1 is regulated amplitude limiter circuit automatically; it is characterized in that; described rectification filtering unit comprises resistance R 1/R2, NMOS pipe N1/N2 and capacitor C 1; resistance R 1/R2 connects antenna ends respectively; to aerial voltage current-limiting protection; the NMOS pipe N1 of diode connection and N2 obtain sampled voltage VLM to filter capacitor C1 charging.
3. Q value according to claim 1 is regulated amplitude limiter circuit automatically, it is characterized in that, described voltage detection unit comprises PMOS pipe P1 ~ P7, resistance R 3 ~ R5 and capacitor C 2/C3, PMOS pipe P1 ~ P5 adopts the diode connection to be connected in series, produce the reference voltage of 5|VTP|, wherein | VTP| is the threshold voltage of P1 ~ P5 pipe, R4 is a current-limiting resistance, be connected between the drain electrode of sampled voltage VLM and P1 pipe, R5 is a sampling resistor, be connected between P5 source electrode and the ground, R3, C3 and C2 formation are with road all, P6 and P7 to be used for the assistant load modulation.
4. Q value according to claim 1 is regulated amplitude limiter circuit automatically, it is characterized in that, described drain unit comprises NMOS pipe N3 and N4, and the drain electrode of N3 and N4 connects antenna end, the source ground of N3 and N4, and the grid of N3 and N4 meets control signal VC1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101037550A CN102244502A (en) | 2011-04-25 | 2011-04-25 | Automatic Q value adjustment amplitude limiting circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101037550A CN102244502A (en) | 2011-04-25 | 2011-04-25 | Automatic Q value adjustment amplitude limiting circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102244502A true CN102244502A (en) | 2011-11-16 |
Family
ID=44962383
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011101037550A Pending CN102244502A (en) | 2011-04-25 | 2011-04-25 | Automatic Q value adjustment amplitude limiting circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102244502A (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103532578A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Voltage amplitude-limiting module of antenna in radio frequency identification system |
| CN103532101A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Rectifier of high-frequency interface in electronic label |
| CN103530670A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Amplitude limiting circuit of antenna in electronic tag |
| CN103530678A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Antenna limiter of electronic tag in radio frequency identification system |
| CN103679259A (en) * | 2014-01-08 | 2014-03-26 | 卓捷创芯科技（深圳）有限公司 | Rectifying and amplitude limiting circuit with multiple time constants and passive radio frequency tag |
| CN103699929A (en) * | 2014-01-08 | 2014-04-02 | 卓捷创芯科技（深圳）有限公司 | Switch signal-controlled rectifying and amplitude limiting circuit and reactive radio frequency label |
| CN103870784A (en) * | 2014-04-02 | 2014-06-18 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | Method for detecting signal intensity of IQ circuit in RFID reader |
| CN104518735A (en) * | 2013-09-26 | 2015-04-15 | 上海华虹集成电路有限责任公司 | Load modulating module in radio-frequency identification (RFID) |
| WO2015103956A1 (en) * | 2014-01-08 | 2015-07-16 | 卓捷创芯科技（深圳）有限公司 | Dynamic rectification control circuit and passive rfid, and dynamic rectification control method |
| CN108413991A (en) * | 2018-02-12 | 2018-08-17 | 深圳市建讯电子有限公司 | The close detection method and device of wire coil/plate during electromagnetic transmission |
| CN109508773A (en) * | 2017-09-14 | 2019-03-22 | 欧姆龙株式会社 | RF tag |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5365123A (en) * | 1991-08-29 | 1994-11-15 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor logic circuits with diodes and amplitude limiter |
| US20070139198A1 (en) * | 2005-12-15 | 2007-06-21 | Samsung Electronics Co., Ltd. | RFID tag capable of limiting over-voltage and method for controlling over-voltage thereof |
| CN101038616A (en) * | 2006-03-17 | 2007-09-19 | 上海华虹集成电路有限责任公司 | Limiting amplitude protection circuit used in non-contact IC card and radio frequency identification label |
-
2011
- 2011-04-25 CN CN2011101037550A patent/CN102244502A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5365123A (en) * | 1991-08-29 | 1994-11-15 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor logic circuits with diodes and amplitude limiter |
| US20070139198A1 (en) * | 2005-12-15 | 2007-06-21 | Samsung Electronics Co., Ltd. | RFID tag capable of limiting over-voltage and method for controlling over-voltage thereof |
| CN101038616A (en) * | 2006-03-17 | 2007-09-19 | 上海华虹集成电路有限责任公司 | Limiting amplitude protection circuit used in non-contact IC card and radio frequency identification label |
Non-Patent Citations (2)
| Title |
|---|
| 位召勤: "电子标签芯片射频接口电路研究与设计", 《中国优秀博硕士学位论文全文数据库（硕士）信息科技辑》, no. 6, 15 December 2007 (2007-12-15), pages 20 - 21 * |
| 胡建国: "低功耗RFID射频接口电路的设计", 《信号处理》, vol. 24, no. 6, 25 December 2008 (2008-12-25), pages 1008 - 1011 * |
Cited By (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103532101A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Rectifier of high-frequency interface in electronic label |
| CN103530670A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Amplitude limiting circuit of antenna in electronic tag |
| CN103530678A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Antenna limiter of electronic tag in radio frequency identification system |
| CN103532578A (en) * | 2012-07-03 | 2014-01-22 | 成都市宏山科技有限公司 | Voltage amplitude-limiting module of antenna in radio frequency identification system |
| CN104518735A (en) * | 2013-09-26 | 2015-04-15 | 上海华虹集成电路有限责任公司 | Load modulating module in radio-frequency identification (RFID) |
| CN104518735B (en) * | 2013-09-26 | 2017-09-15 | 上海华虹集成电路有限责任公司 | Load modulation module in radio frequency identification |
| WO2015103958A1 (en) * | 2014-01-08 | 2015-07-16 | 卓捷创芯科技（深圳）有限公司 | Rectification and amplitude limiting circuit controlled by switch signal, and passive radio-frequency tag |
| CN103679259A (en) * | 2014-01-08 | 2014-03-26 | 卓捷创芯科技（深圳）有限公司 | Rectifying and amplitude limiting circuit with multiple time constants and passive radio frequency tag |
| WO2015103960A1 (en) * | 2014-01-08 | 2015-07-16 | 卓捷创芯科技（深圳）有限公司 | Rectification and amplitude limiting circuit having a variety of time constants, and passive radio-frequency tag |
| WO2015103956A1 (en) * | 2014-01-08 | 2015-07-16 | 卓捷创芯科技（深圳）有限公司 | Dynamic rectification control circuit and passive rfid, and dynamic rectification control method |
| CN103699929A (en) * | 2014-01-08 | 2014-04-02 | 卓捷创芯科技（深圳）有限公司 | Switch signal-controlled rectifying and amplitude limiting circuit and reactive radio frequency label |
| CN103679259B (en) * | 2014-01-08 | 2016-08-17 | 卓捷创芯科技（深圳）有限公司 | A kind of rectification amplitude limiter circuit with multiple time constant and passive RF label |
| CN103699929B (en) * | 2014-01-08 | 2017-01-04 | 卓捷创芯科技（深圳）有限公司 | The rectification that a kind of switching signal controls and amplitude limiter circuit and passive RF label |
| US10387760B2 (en) * | 2014-01-08 | 2019-08-20 | Excelio Technology (Shenzhen) Co., Ltd. | Rectifier and limiter circuit controlled by switching signals, and passive radio frequency tag |
| CN103870784B (en) * | 2014-04-02 | 2017-03-22 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | Method for detecting signal intensity of IQ circuit in RFID reader |
| CN103870784A (en) * | 2014-04-02 | 2014-06-18 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | Method for detecting signal intensity of IQ circuit in RFID reader |
| CN109508773A (en) * | 2017-09-14 | 2019-03-22 | 欧姆龙株式会社 | RF tag |
| CN109508773B (en) * | 2017-09-14 | 2022-04-15 | 欧姆龙株式会社 | Radio frequency tag |
| CN108413991A (en) * | 2018-02-12 | 2018-08-17 | 深圳市建讯电子有限公司 | The close detection method and device of wire coil/plate during electromagnetic transmission |
| CN108413991B (en) * | 2018-02-12 | 2020-11-06 | 深圳市建讯电子有限公司 | Method and device for detecting proximity of metal coil/plate in electromagnetic wave transmission process |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102244502A (en) | Automatic Q value adjustment amplitude limiting circuit | |
| CN106384144B (en) | A kind of half-duplex RF ID oscillating maintaining circuit generating pulse by comparator | |
| EP1961117B1 (en) | Resonant circuits | |
| US8415837B2 (en) | Switch mode voltage rectifier, RF energy conversion and wireless power supplies | |
| CN104659499B (en) | A kind of multi-frequency band radio-frequency energy capturing systems | |
| CN1711682A (en) | Tunable antenna circuit, particularly for contactless integrated circuit reader | |
| CN103731046A (en) | Dynamic rectifying control circuit, passive radio frequency identification (RFID) and dynamic rectifying control method | |
| CN103699928A (en) | Amplitude limiting circuit capable of continuously adjusting rectifying signal amplitude and reactive radiofrequency label | |
| WO2015103960A1 (en) | Rectification and amplitude limiting circuit having a variety of time constants, and passive radio-frequency tag | |
| CN102270313B (en) | Power on reset circuit of RFID (Radio Frequency Identification) tag | |
| CN101666833B (en) | CMOS difference radio-frequency signal amplitude detection circuit | |
| CN101375497B (en) | Resonant circuit | |
| CN102184441B (en) | Radio frequency identification (RFID) tag chip demodulation circuit | |
| CN101145207B (en) | Variable bandwidth filter circuit for RFID read-write equipment | |
| CN111368568B (en) | Novel non-contact high-speed demodulation circuit | |
| CN203799408U (en) | Power supply circuit and power management device of double-interface intelligent card input/output unit | |
| US9367784B2 (en) | Power management in an electromagnetic transponder | |
| KR20160078392A (en) | Resonant high-frequency power supply device and switching circuit for resonant high-frequency power supply device | |
| CN106845600B (en) | A kind of demodulator circuit applied to ultrahigh-frequency tag | |
| CN109698713B (en) | NFC interface with energy management function | |
| WO2012065781A1 (en) | Electronic circuit arrangement for receiving low frequency electro-magnetic waves with an adjustable attenuator element | |
| CN102446286B (en) | ASK (Amplitude Shift Keying) demodulator of RFID (Radio Frequency Identification) label analog front-end circuit | |
| CN104573792B (en) | A kind of low frequency half-duplex passive RF card rushes down electric self-feedback ciucuit | |
| CN104463311B (en) | It is a kind of to improve the circuit of non-contact card high field modulation waveform and modulation depth | |
| CN103926965B (en) | Automatic biasing constant current voltage stabilizing circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: GUANGZHOU SYSUR MICROELECTRONICS, INC. Free format text: FORMER OWNER: HU JIANGUO Effective date: 20130516 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| C53 | Correction of patent of invention or patent application | ||
| CB03 | Change of inventor or designer information |
Inventor after: Hu Jianguo Inventor after: Zhang Jun Inventor after: Ding Yanyu Inventor after: Wang Deming Inventor after: Xu Yongzhao Inventor after: Tan Hongzhou Inventor before: Hu Jianguo Inventor before: Zhang Jun Inventor before: Ding Yanyu Inventor before: Wang Deming Inventor before: Tan Hongzhou Inventor before: Xu Yongzhao |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: INVENTOR; FROM: HU JIANGUO ZHANG JUN DING YANYU WANG DEMING TAN HONGZHOU XU YONGZHAO TO: HU JIANGUO ZHANG JUN DING YANYU WANG DEMING XU YONGZHAO TAN HONGZHOU |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20130516 Address after: Bureau of science and technology No. 88 block A, 510800 Guangdong Province, Huadu District of Guangzhou City Road Building 6 days Applicant after: Guangzhou Sysur Microelectronics, Inc. Address before: Bureau of science and technology No. 88 block A, 510800 Guangdong Province, Huadu District of Guangzhou City Road Building 6 days Applicant before: Hu Jianguo |
|
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20111116 |