CN102185592B - Level shift circuit - Google Patents
Level shift circuit Download PDFInfo
- Publication number
- CN102185592B CN102185592B CN 201110029933 CN201110029933A CN102185592B CN 102185592 B CN102185592 B CN 102185592B CN 201110029933 CN201110029933 CN 201110029933 CN 201110029933 A CN201110029933 A CN 201110029933A CN 102185592 B CN102185592 B CN 102185592B
- Authority
- CN
- China
- Prior art keywords
- circuit
- voltage
- links
- comparator
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Abstract
The invention discloses a level shift circuit. Aiming at the defects that effective level shift can not be realized in case of meeting the conditions of a circuit layout smaller area and an input voltage with different duty ratios simultaneously, the level shift circuit is provided and comprises a dipulse generating and shaping circuit, a high-low level shift switching circuit, a high-voltage pulse filter shaping circuit and an RS (remote sensing) trigger, wherein the high-low level shift switching circuit comprises an LDMOS (laterally diffused metal-oxide semiconductor) tube, an NMOS (N-channel metal oxide semiconductor) tube, a first resistor, a second resistor, a third resistor, a first diode and a second diode. Compared with an existing level shift circuit using two LDMOS tubes, only one LDMOS tube is used in the level shift circuit provided by the invention, thus reducing the layout area; and high-low level characterization of one-way pulses is used to input rising edges and falling edges of control signals, thus realizing the effective level shift of the input voltage with the different duty ratios.
Description
Technical field
The invention belongs to the chip design art field, relate to high-voltage power mos gate drive integrated circult, be specifically related to a kind of level displacement circuit.
Background technology
MOS grid drive integrated circult is the HVIC(high voltage integrated circuit) one of typical circuit, be widely used in aspects such as household electrical appliance and industrial equipment, Aeronautics and Astronautics, armament systems.Its concrete importance using is to realize high-low pressure level shift, up to the present, general MOS grid drive integrated circult mostly adopts the identical LDMOS of two-way to realize level displacement circuit, i.e. the level displacement circuit of dipulse trigger-type.The mode of two-way level shift makes the complicated and chip area increase of circuit structure.Studies show that level displacement circuit occupies more than 80% of whole system power consumption.
A kind of relatively more classical high voltage level shift circuit as shown in Figure 1, comprise that two burst pulses produce circuit A and B, two pulse bandwidth filtering circuit A and B and signal recovery circuitry, because the high voltage bearing characteristic of LDMOS, this circuit carries out level shift by high-voltage LDMOS pipe M9 and M10 and load resistance R1 thereof and R2, can remedy the not high voltage bearing shortcoming of common level displacement circuit, and have advantage low in energy consumption, especially can effectively realize level shift at different duty ratio input voltages.But because this circuit characterizes rising edge and the trailing edge of input control signal by using two burst pulses, use two-way LDMOS level displacement circuit respectively in level conversion, the high tension apparatus utilance is low, has increased the area of circuit layout.
Be the bigger problem of area that overcomes circuit layout, at document " Wu Zhenyu; Fang Jian; Qiao Ming; Li Zhaoji; high voltage level shift circuit and application thereof that single channel LDMOS realizes; microelectronics, Vol37 (2), 2007,250-254 "; another kind of high voltage level shift circuit has been proposed; comprise pulse-generating circuit; pulse shaper; filter circuit; signal recovery circuitry, this level displacement circuit has used a LDMOS pipe and load resistance thereof to carry out level shift, this circuit has been realized single channel LDMOS level displacement circuit, and the high tension apparatus utilance improves, and the circuit layout area has reduced, but can bring the another one problem is rising edge and the trailing edge that the single channel burst pulse can't characterize input control signal, can't make different duty ratio input voltages can effectively realize level shift.
Summary of the invention
The objective of the invention is to have proposed a kind of level displacement circuit in order to solve the defective that existing level displacement circuit exists.
To achieve these goals, technical scheme of the present invention, a kind of level displacement circuit, comprise that dipulse produces and shaping circuit, high-low level displacement change-over circuit, high-voltage pulse filtering shaping circuit and rest-set flip-flop, input voltage is connected to dipulse and produces and the shaping circuit input, it is characterized in that, high-low level displacement change-over circuit comprises the LDMOS pipe, the NMOS pipe, first resistance, second resistance, the 3rd resistance, first diode and second diode, input voltage is connected to the grid of NMOS pipe, the drain electrode of NMOS pipe links to each other with the source electrode of LDMOS pipe, the source electrode of NMOS pipe links to each other with first resistance, the other end of first resistance is connected to utterly, second resistance links to each other with the drain electrode of LDMOS pipe, the other end of second resistance is connected to utterly, the drain electrode of the 3rd resistance one termination LDMOS pipe, the other end links to each other with the high voltage source of outside, the positive pole of first diode links to each other with the drain electrode of LDMOS pipe, the negative pole of first diode links to each other with the positive pole of second diode, the negative pole of second diode links to each other with the high voltage source of outside, dipulse produces and links to each other with the grid of LDMOS pipe with the output of shaping circuit, the drain electrode of LDMOS pipe links to each other with the input of high-voltage pulse filtering shaping circuit, and two outputs of high-voltage pulse filtering shaping circuit link to each other with the S end with the R end of rest-set flip-flop respectively, and wherein the rising edge pulse output end links to each other with the R end of rest-set flip-flop, the trailing edge pulse output end links to each other with the S end of rest-set flip-flop, and the Q end of rest-set flip-flop is the level displacement circuit output voltage.
Above-mentioned high-voltage pulse filtering shaping circuit comprises: first comparator, second comparator and NOR gate, wherein, the negative input end of first comparator is connected as the input of high-voltage pulse filtering shaping circuit with the positive input terminal of second comparator, the positive input terminal of first comparator links to each other with first reference voltage of outside, the negative input end of second comparator links to each other with second reference voltage of outside, the power end of first comparator and second comparator links to each other with the high voltage source of outside, the ground end of first comparator and second comparator links to each other with the floating ground of outside, the output of second comparator is the trailing edge pulse output end of high-voltage pulse filtering shaping circuit, first comparator links to each other with two inputs of the output difference AND of second comparator, and the output of NOR gate is the rising edge pulse output end of high-voltage pulse filtering shaping circuit.
Beneficial effect of the present invention: compare existing high voltage level shift circuit and use two LDMOS pipes, level displacement circuit of the present invention has only used a LDMOS pipe, other devices are the mesolow commonplace components, thereby reduced chip area, simplify circuit structure design, reduced the difficulty that technology realizes; Compare the single channel LDMOS circuit in the document, level displacement circuit of the present invention can characterize rising edge and the trailing edge of input control signal by the high-low level of single channel pulse, realizes the significant level displacement of different duty ratio input voltages.
Description of drawings
Fig. 1 is existing a kind of level displacement circuit structural representation.
Fig. 2 is level displacement circuit structural representation of the present invention.
Fig. 3 is the high-low level displacement converting circuit structure schematic diagram of the embodiment of the invention.
Fig. 4 is the high-voltage pulse filtering shaping circuit structural representation of the embodiment of the invention.
Fig. 5 is the simulation result schematic diagram of the embodiment of the invention.
Embodiment
The invention will be further elaborated below in conjunction with accompanying drawing and specific embodiment.
As shown in Figure 2, a kind of level displacement circuit comprises that dipulse produces and shaping circuit 1, high-low level displacement change-over circuit 2, high-voltage pulse filtering shaping circuit 3 and rest-set flip-flop 4, and input voltage VIN is connected to dipulse and produces and shaping circuit 1 input.The dipulse here produces with shaping circuit 1 and belongs to prior art, no longer is described in detail at this.
For the ease of writing conveniently, make following regulation below: dipulse produces and the output signal of shaping circuit is designated as: Vo1; The signal of high-low level displacement converting unit output is designated as: Vo2; The signal of the rising edge pulse output end output of high-voltage pulse filtering shaping circuit is designated as: Vo3; The signal of the trailing edge pulse output end output of high-voltage pulse filtering shaping circuit is designated as: Vo4; Input voltage is designated as: Vin; Outside floating ground is designated as: VSD; The floating empty power supply of high pressure is designated as: VCD; The level displacement circuit output voltage is designated as: Vout.
As shown in Figure 3, high-low level displacement change-over circuit 2 comprises LDMOS pipe M21, NMOS manages M22, first resistance R 23, second resistance R 24, the 3rd resistance R 25, the first diode D26 and the second diode D27, input voltage vin is connected to the grid of M22, the drain electrode of M22 links to each other with the source electrode of LDMOS pipe M21, the source electrode of M22 links to each other with first resistance R 23, the other end of first resistance R 23 is connected to common ground GND, second resistance R 24 links to each other with the drain electrode of LDMOS pipe M21, the other end of second resistance R 24 is connected to common ground GND, the drain electrode of the 3rd resistance R 25 1 termination LDMOS pipe M21, the other end links to each other with the high voltage source VCD of outside, the positive pole of the first diode D26 links to each other with the drain electrode of LDMOS pipe, the negative pole of the first diode D26 links to each other with the positive pole of the second diode D27, the negative pole of the second diode D27 links to each other with the high voltage source VCD of outside, dipulse produces with the output of shaping circuit 1 and links to each other with the grid of LDMOS pipe M21, the drain electrode of LDMOS pipe M21 links to each other with the input of high-voltage pulse filtering shaping circuit 3, the rising edge pulse output end of high-voltage pulse filtering shaping circuit 3 links to each other with the R of rest-set flip-flop end, the trailing edge pulse output end of high-voltage pulse filtering shaping circuit 3 links to each other with the S of rest-set flip-flop end, and the Q end of rest-set flip-flop is the output of level displacement circuit.
As shown in Figure 4, high-voltage pulse filtering shaping circuit 3 comprises: the first comparator A, the second comparator B, NOR gate N31, wherein the negative input end of the first comparator A is connected as the input of high-voltage pulse filtering shaping circuit 3 with the positive input terminal of the second comparator B, the positive input terminal of the first comparator A links to each other with the first reference voltage V REF1 of outside, the negative input end of the second comparator B links to each other with the second reference voltage V REF2 of outside, the power end of the first comparator A and the second comparator B links to each other with the high voltage source VCD of outside, the ground end of the first comparator A and the second comparator B links to each other with the floating ground VSD of outside, the output of the second comparator B is the trailing edge pulse output end of high-voltage pulse filtering shaping circuit 3, the first comparator A links to each other with two inputs of the output difference AND N31 of the second comparator B, and the output of NOR gate N31 is the rising edge pulse output end of high-voltage pulse filtering shaping circuit 3.
Be the operation principle of example explanation integrated circuit of the present invention with the present embodiment:
In the present embodiment, the ground VSD of the high-pressure section of high-voltage pulse filtering shaping circuit 3 and rest-set flip-flop 4 is the floating vacant lot of high pressure, the high level of the output voltage of level displacement circuit is VCD, and low level is VSD, and the function of level displacement circuit is that the output with low-pressure section is sent to high-pressure section.
Among Fig. 3, dipulse produces and the output signal Vo1 of shaping circuit 1 is controlling opening and shutting off of LDMOS pipe M21, the signal Vo2 of the output of high-low level displacement conversion unit circuit (drain electrode of LDMOS) output can change along with the inverse change of Vo1, when LDMOS pipe M21 turn-offs, Vo2=VCD, when LDMOS pipe M21 opened, Vo2 was determined by resistance R 23 and R24.
When circuit input signal Vin input dipulse produces with shaping unit, press in also being connected on the grid of NMOS pipe M22, when Vin is high level, NMOS pipe M22 conducting, resistance R 23 source electrode that is switched to LDMOS pipe M21 in parallel with R24, at this moment, the of short duration unlatching of pulse control LDMOS tube grid that rising edge produces, the drain voltage of LDMOS pipe can generate Vo2, and the low level current potential of Vo2 is designated as: VL; When input signal Vin was low level, M22 closed, and R24 is switched to the source electrode of LDMOS pipe separately, the of short duration unlatching of pulse control LDMOS tube grid that trailing edge produces, and the drain voltage of LDMOS can produce Vo2, and the high level current potential of Vo2 is designated as: VH.Because the LDMOS pipe is easy to generate bigger displacement current in shutoff and opening process, have bigger voltage fluctuation at resistance R 25, R23 and R24, so between the floating empty power supply VCD of high pressure and Vo2, increase by two reverse withstand voltage be the Zener diode D27 of 6.5～7V, D26 constitutes peripheral boostrap circuit, maximum pressure drop on the R25 is limited in 13～14V, avoids the gate oxide breakdown of subordinate's phase inverter.
Among Fig. 4, the input of high-voltage pulse filter shape unit 3 can intersect continuously imports rising edge pulse signal S2 and trailing edge pulse signal S3, because rising edge pulse signal S2 is different with the drop-down level of pulse of trailing edge pulse signal S3, in high-voltage pulse filter shape unit 3, have two comparator circuits that reference voltage is different, wherein the Wai Bu first reference voltage V REF1 connects the anode of comparator A, the second outside reference voltage V REF2 connects the negative terminal of comparator B, the voltage swing that input requires VREF1 is between VH and VCD, and the voltage swing of VREF2 is between VL and VH.
When rising edge pulse signal S2 arrives comparator, because the drop-down level VL of pulse of signal S2 is less than reference voltage V REF1, VREF2, comparator A output logic 0, comparator B output logic 1; When Vo2=VCD, because VCD is greater than reference voltage V REF1, VREF2, comparator A output logic 1, comparator B output logic 0; Because the drop-down level VH of pulse of signal S3 is lower than reference voltage V REF1, is higher than reference voltage V REF2, so comparator A output logic 0, comparator B output logic 0.Comparator is in the height of judging output level, good filter function is also arranged, can eliminate the false triggering that d (VCD)/dt produces, the output of comparator B is the signal Vo4 of the trailing edge pulse output end output of high-voltage pulse filtering shaping circuit, comparator A links to each other with two inputs of the output difference AND N31 of comparator B, and the output of NOR gate N31 is the signal Vo3 of the rising edge pulse output end output of high-voltage pulse filtering shaping circuit.
The Vo3 signal can be input to the R end of rest-set flip-flop 4, can trigger the rising edge that generates the displacement level; The Vo4 signal can be connected to the S end of rest-set flip-flop 4, correspondingly also can generate the trailing edge of displacement level.High voltage level after the Q of rest-set flip-flop 4 end output displacement.
Fig. 5 has provided the simulation result figure of embodiment, observes high pressure rising edge pulse Vo3, high pressure trailing edge pulse Vo4, the relation between the high voltage level output Vout waveform.The pulse-triggered of Vo3 signal can make displacement high-voltage square-wave output rising edge; Equally, the Vo4 signal can make high voltage level step-down among the Vout by trigger, realizes the displacement control of trailing edge.
The signal Vo2 of high-low level displacement change-over circuit 2 outputs is under the situation of the of short duration opening and closing of LDMOS tube grid, produce two level VH and VL respectively, when the duty ratio of input signal can not cause false triggering simultaneously, in the present embodiment by the height of comparator at judgement output level VH and VL, eliminate the false triggering of generation, under different duty ratio input voltages, realize effective level shift thereby reach.
The simulated conditions of present embodiment is: the floating empty power supply VCD of high pressure is 80V; The floating vacant lot VSD of high pressure is 70V; Low-tension supply VCC is 5.8V; Circuit input voltage vin scope: 0V ~ 5.8V.Simulation result is as shown in the figure: the scope of level displacement circuit output voltage V out: 70V ~ 80V, and frequency is identical with input, and namely to hang down logical relation relatively identical for the relative high potential logical relation of output and input, reached the purpose of high-low level displacement.
As can be seen from the above analysis, high voltage level shift circuit of the present invention has solved the effective level shift of input voltage under different duty when reducing the circuit layout area.
Those of ordinary skill in the art will appreciate that embodiment described here is in order to help reader understanding's principle of the present invention, should to be understood that the protection range of inventing is not limited to such special statement and embodiment.Everyly make various possible being equal to according to foregoing description and replace or change, all be considered to belong to the protection range of claim of the present invention.
Claims (1)
1. level displacement circuit, comprise that dipulse produces and shaping circuit, high-low level displacement change-over circuit, high-voltage pulse filtering shaping circuit and rest-set flip-flop, input voltage is connected to dipulse and produces and the shaping circuit input, it is characterized in that, high-low level displacement change-over circuit comprises the LDMOS pipe, the NMOS pipe, first resistance, second resistance, the 3rd resistance, first diode and second diode, input voltage is connected to the grid of NMOS pipe, the drain electrode of NMOS pipe links to each other with the source electrode of LDMOS pipe, the source electrode of NMOS pipe links to each other with first resistance, the other end of first resistance is connected to utterly, second resistance links to each other with the drain electrode of LDMOS pipe, the other end of second resistance is connected to utterly, the drain electrode of the 3rd resistance one termination LDMOS pipe, the other end links to each other with the high voltage source of outside, the positive pole of first diode links to each other with the drain electrode of LDMOS pipe, the negative pole of first diode links to each other with the positive pole of second diode, the negative pole of second diode links to each other with the high voltage source of outside, dipulse produces and links to each other with the grid of LDMOS pipe with the output of shaping circuit, the drain electrode of LDMOS pipe links to each other with the input of high-voltage pulse filtering shaping circuit, the rising edge pulse of the output of high-voltage pulse filtering shaping circuit links to each other with the R of rest-set flip-flop end, the trailing edge pulse of the output of high-voltage pulse filtering shaping circuit links to each other with the S of rest-set flip-flop end, and the Q end of rest-set flip-flop is the level displacement circuit output voltage;
Described high-voltage pulse filtering shaping circuit comprises first comparator, second comparator and NOR gate, the negative input end of first comparator is connected as the input of high-voltage pulse filtering shaping circuit with the positive input terminal of second comparator, the positive input terminal of first comparator links to each other with first reference voltage of outside, the negative input end of second comparator links to each other with second reference voltage of outside, the power end of first comparator and second comparator links to each other with the high voltage source of outside, the ground end of first comparator and second comparator links to each other with the floating ground of outside, the output of second comparator is the trailing edge pulse output end of high-voltage pulse filtering shaping circuit, first comparator links to each other with two inputs of the output difference AND of second comparator, and the output of NOR gate is the rising edge pulse output end of high-voltage pulse filtering shaping circuit; The voltage swing of described first reference voltage is between VH and VCD, the voltage swing of second reference voltage is between VL and VH, wherein, VCD is the high level of the output voltage of described level displacement circuit, VL is the low level current potential of described high-low level displacement change-over circuit, and VH is the high level current potential of described high-low level displacement change-over circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110029933 CN102185592B (en) | 2011-01-27 | 2011-01-27 | Level shift circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110029933 CN102185592B (en) | 2011-01-27 | 2011-01-27 | Level shift circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102185592A CN102185592A (en) | 2011-09-14 |
| CN102185592B true CN102185592B (en) | 2013-07-17 |
Family
ID=44571674
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110029933 Expired - Fee Related CN102185592B (en) | 2011-01-27 | 2011-01-27 | Level shift circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102185592B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107005666B (en) * | 2014-12-11 | 2020-08-18 | 索尼半导体解决方案公司 | Image pickup device, method of driving image pickup device, and electronic apparatus |
| CN104811082B (en) * | 2015-05-04 | 2017-07-11 | 中国电子科技集团公司第二十四研究所 | A kind of nanosecond rising edge pulse power supply |
| TWI637595B (en) * | 2017-11-17 | 2018-10-01 | 新唐科技股份有限公司 | Driver chip and driving method of half bridge circuit |
| CN108768145B (en) * | 2018-05-25 | 2019-07-02 | 电子科技大学 | High speed half-bridge gate drive circuit suitable for GaN device for power switching |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1117152A (en) * | 1993-12-28 | 1996-02-21 | 日本电气株式会社 | Decision circuit operable at a wide range of voltages |
| CN202034956U (en) * | 2011-01-27 | 2011-11-09 | 电子科技大学 | Level displacement circuit |
-
2011
- 2011-01-27 CN CN 201110029933 patent/CN102185592B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1117152A (en) * | 1993-12-28 | 1996-02-21 | 日本电气株式会社 | Decision circuit operable at a wide range of voltages |
| CN202034956U (en) * | 2011-01-27 | 2011-11-09 | 电子科技大学 | Level displacement circuit |
Non-Patent Citations (4)
| Title |
|---|
| 半桥驱动器中高压电平位移电路的研究;艾俊华等;《单路LDMOS实现的高压电平位移电路及其应用》;20050228;第39卷(第1期);110 * |
| 单路LDMOS实现的高压电平位移电路及其应用;武振宇等;《微电子学》;20090430;第37卷(第2期);250－254 * |
| 武振宇等.单路LDMOS实现的高压电平位移电路及其应用.《微电子学》.2009,第37卷(第2期),250－254. |
| 艾俊华等.半桥驱动器中高压电平位移电路的研究.《单路LDMOS实现的高压电平位移电路及其应用》.2005,第39卷(第1期),110. |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102185592A (en) | 2011-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102185592B (en) | Level shift circuit | |
| CN102769453B (en) | High-voltage side gate drive circuit capable of resisting noise interference | |
| CN103762969A (en) | Anti-noise-interference high-voltage side gate driving circuit | |
| CN104093250B (en) | A kind of open circuit over-pressure safety device for LED drive circuit | |
| CN101489342A (en) | LED driver circuit and driving method thereof | |
| CN103138573A (en) | Voltage-reduction-type switch power supply and control circuit thereof | |
| CN104470158B (en) | Buck configuration LED drive circuit and its constant-current driver and method for designing | |
| CN202034956U (en) | Level displacement circuit | |
| CN201577074U (en) | Novel Schmitt trigger | |
| CN102769454A (en) | Noise interference-proof high-side gate drive circuit | |
| CN104242629A (en) | Low-voltage low-power-consumption PWM comparator with ramp compensation function | |
| CN105305811A (en) | Charge pump drive circuit system for stepper motor | |
| CN104135790B (en) | A kind of LED adjusting control circuit | |
| CN105007062A (en) | High-reliability edge pulse generating circuit of intelligent power module | |
| CN203301368U (en) | Voltage-reduction-type switch power supply and control circuit thereof | |
| CN203942443U (en) | Charge pump drive circuit system for stepping motor | |
| CN108683334A (en) | A kind of switching-on and switching-off state detection circuit for ground wire BUCK type Switching Power Supplies of floating | |
| CN102123553B (en) | COT mode LED lighting driving circuit | |
| CN201360369Y (en) | LED driver circuit | |
| CN204031519U (en) | A kind of LED adjusting control circuit | |
| CN105141130B (en) | Pulse width modulation control unit, voltage regulator and control method thereof | |
| CN202004744U (en) | High voltage level shift circuit | |
| CN203691709U (en) | Non-isolated DC-DC constant current LED drive circuit | |
| CN107027218B (en) | LED controls chip and LED light device | |
| CN211293056U (en) | Zero-crossing detection circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130717 Termination date: 20160127 |
|
| EXPY | Termination of patent right or utility model |